|Category||Logic => Bus Interface => Bus Oriented Circuits|
|Title||Bus Oriented Circuits|
|Description||Octal Bus Transceiver And Register With 3-STATE Outputs|
|Datasheet||Download 74F648 datasheet
These devices consist of bus transceiver circuits with 3-STATE, D-type flip-flops, and control circuitry arranged for multiplexed transmission of data directly from the input bus or from the internal registers. Data on the or B bus will be clocked into the registers as the appropriate clock pin goes to a high logic level. Control G and direction pins are provided to control the transceiver function. In the transceiver mode, data present at the high impedance port may be stored in either the A or the B register or in both. The select controls can multiplex stored and real-time (transparent mode) data. The direction control determines which bus will receive data when the enable control G is Active LOW. In the isolation mode (control G HIGH), A data may be stored in the B register and/or B data may be stored in the A register.Features
s Independent registers for A and B buses s Multiplexed real-time and stored data s 74F648 has inverting data paths s 74F646/74F646B have non-inverting data paths is a faster version of the s 3-STATE outputs s 300 mil slim DIP
Order Number 74F648SC 74F648SPC Package Number M24B N24C Package Description 24-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300 Wide 24-Lead Shrink Small Outline Package (SSOP), EIAJ TYPE II, 5.3mm Wide 24-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide 24-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300 Wide 24-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide 24-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300 Wide 24-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide
Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.
Pin Names A0A7 B0B7 CPAB, CPBA SAB, SBA G DIR Description Data Register A Inputs/ 3-STATE Outputs Data Register B Inputs/ 3-STATE Outputs Clock Pulse Inputs Select Inputs Output Enable Input Direction Control Input U.L. HIGH/LOW Input IIH/IIL Output IOH/IOL µA/-650 µA
Inputs DIR CPAB CPBA SAB L X SBA Output Input Data I/O (Note A0A7 B0B7 Isolation Clock An Data into A Register Clock Bn Data into B Register An to Bn--Real Time (Transparent Mode) Output Clock An Data into A Register A Register to Bn (Stored Mode) Clock An Data into A Register and Output Bn to An--Real Time (Transparent Mode) Clock Bn Data into B Register B Register to An (Stored Mode) Clock Bn Data into B Register and Output to An FunctionH = HIGH Voltage Level L = LOW Voltage Level X = Irrelevant = LOW-to-HIGH Transition
Note 1: The data output functions may be enabled or disabled by various signals at the G and DIR Inputs. Data input functions are always enabled; i.e., data at the bus pins will be stored on every LOW-to-HIGH transition of the clock inputs.
|Related products with the same datasheet|
|Some Part number from the same manufacture Fairchild Semiconductor|
|74F648SC Octal Bus Transceiver And Register With 3-STATE Outputs|
|74F64PC 4-2-3-2-Input And/or Invert Gate|
|74F657 Octal Bidirectional Transceiver With 8-Bit Parity Generator/checker And 3-STATE Outputs|
|74F673A 16-Bit Serial-in Serial/parallel-out Shift Register|
|74F676 16-Bit Serial/parallel-in Serial-out Shift Register|
|74F74 Dual D-type Positive Edge-triggered Flip-flop|
|74F779 8-Bit Bidirectional Binary Counter With 3-STATE Outputs|
|74F794 8-Bit Register With Read Back|
|74F821 10-Bit D-type Flip-flop|
|74F823 9-Bit D-type Flip-flop|
|74F825 8-Bit D-type Flip-flop|
|74F827 10-Bit Buffer/line Driver|
|74F841 10-Bit Transparent Latch|
|74F843 9-Bit Transparent Latch|
|74F845 8-Bit Transparent Latch|
|74F86 2-Input Exclusive-OR GATE|
|74F899 9-Bit Latchable Transceiver With Parity Generator/checker|
BD243B : Epitaxial NPN Epitaxial Silicon Transistor
DM74ALS175SJ : Bipolar->ALS Family Hex/quad D Flip-flops With Clear And Complementary Outputs
FDS6815 : Dual P-channel 2.5v Specified Powertrench MOSFET
FM24C128L : 128K-Bit 2-Wire Bus Interface Serial EePROM w/ Full Array Write Protect
ILC7280X2828 : Dual 0.15A Low Dropout Voltage Regulator
MC79L12ACP : 3-terminal 0.1a Negative Voltage Regulator
MMBZ5255B : Zeners
MV53164 : Yellow Bargraph Display
SGH15N60RUF : Discrete, Short Circuit Rated Igbt
SMBJ5V0A : 600 Watt Transient Voltage Suppressors
FJNS4206RBU : Transistor (bjt) - Single, Pre-biased Discrete Semiconductor Product 100mA 50V 300mW PNP - Pre-Biased; TRANSISTOR PNP 50V 100MA TO-92S Specifications: Transistor Type: PNP - Pre-Biased ; Voltage - Collector Emitter Breakdown (Max): 50V ; Current - Collector (Ic) (Max): 100mA ; Power - Max: 300mW ; Resistor - Base (R1) (Ohms): 10K ; Resistor - Emitter Base (R2) (Ohms): 47K ; Vce Saturation (Max) @ Ib, Ic: 300mV @ 500µA, 10mA ; Curre
FSB70250 : Motor / Motion / Ignition Controllers & Drivers 500V 3.8ohm PQFN Smart Pwr Mod Fairchild Semiconductor Motion SPM® Modules integrate drive and protection circuitry into a single package. Use the Motion SPM Modules to simplify and accelerate designs while optimizing efficiency. They are sometimes referred to as Intelligent Power Modules (IPM). A full line of highly integrate
54F413DM : 64 X 4 First-in First-out Buffer Memory With Parallel I/o. x 4 First-In First-Out Buffer Memory with Parallel I O x 4 First-In First-Out Buffer Memory with Parallel I O The is an expandable fall-through type high-speed First-In First-Out (FIFO) buffer memory organized as 64 words by four bits The 4-bit input and output registers record and transmit respectively asynchronous data in parallel form Control pins.
HCF4078BC1 : 8-input Nor/OR GATE. MEDIUM-SPEED OPERATION tPHL, tPLH =75ns (TYP.) AT VDD = 10V QUIESCENT CURRENT SPECIFIED TO 20V FOR HCC DEVICE 5V, 10V, AND 15V PARAMETRIC RATINGS INPUT CURRENT AT 18V AND 25°C FOR HCC DEVICE 100% TESTED FOR QUIESCENT CURRENT MEETS ALL REQUIREMENTS OF JEDEC TENTATIVE STANDARD No. 13A, "STANDARD S FOR OF "B" SERIES CMOS DEVICES" The HCC4078B (extended.
HEF4534BD : Real Time 5-decade Counter. For a complete data sheet, please also download: The IC04 LOCMOS HE4000B Logic Family s HEF, HEC The IC04 LOCMOS HE4000B Logic Package Outlines/Information HEF, HEC Product File under Integrated Circuits, IC04 January 1995 The a 5-decade ripple counter. The binary outputs of the decade counters are time-multiplexed by an internal scanner on four BCD outputs.
HSTL16918 : Memory address latches. HSTL16918; 9-bit to 18-bit Hstl-to-lvttl Memory Address Latch;; Package: SOT362-1 (TSSOP48).
LVCH244A : CMOS/BiCMOS->FCT/FCT-T Family. 3.3v CMOS Octal Buffer/driver With 3-state Outputs And Bus-hold.
MC14093B : CMOS/BiCMOS->4000 Family. Quad 2-input NAND Schmitt Trigger Inputs.
MC74VHC1G02 : CMOS/BiCMOS->VHC/VHCT/74V1 Family->Low Voltage. 2-input NOR GATE.
PI74FCT162652T : Bus Oriented Circuits. 16-Bit Registered Transceiver. Common : PI74FCT16652T and PI74FCT162652T are high-speed, low power devices with high current drive. Vcc 5V ±10% Hysteresis on all inputs Packages available: 56-pin 240 mil wide plastic TSSOP (A) 56-pin 300 mil wide plastic SSOP (V) PI74FCT16652T : High output drive: IOH = 32 mA; IOL = 64 mA Power off disable outputs permit "live insertion" Typical.
SN5451 : . PRODUCTION DATA information is current as of publication date. Products conform to s per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters. .
SN54ABT374FK : Octal Edge-triggered D-type Flip-flops With 3-state Outputs. SN54ABT374, SN74ABT374A OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS State-of-the-Art EPIC-B TM BiCMOS Design Significantly Reduces Power Dissipation Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17 Typical VOLP (Output Ground Bounce) V at VCC = 25°C High-Drive Outputs (32-mA IOH, 64-mA IOL) ESD Protection Exceeds 2000.
SN54AC00FK : Quadruple 2-input Positive-nand Gates. EPIC TM (Enhanced-Performance Implanted CMOS) 1-µm Process Package Options Include Plastic Small-Outline (D), Shrink Small-Outline (DB), Thin Shrink Small-Outline (PW), DIP (N) Packages, Ceramic Chip Carriers (FK), Flat (W), and DIP (J) Packages The `AC00 contain four independent 2-input NAND gates. Each gate performs the Boolean function or in positive.
SN74ABT853DBLE : Parity Transceivers. ti SN74ABT853, 8-Bit to 9-Bit Parity Bus Transceivers.
SN74ALS109A : Bipolar->ALS Family. Dual J-k Positive-edge-triggered Flip-flops With Clear And Preset.
SN74ALVC3651 : CMOS/BiCMOS->LVC/ALVC/VCX Family->Low Voltage. 512x36, 1024x36, 2048x36 Synchronous First-in, First-out Memories.
SY100ELT982 : Bipolar->ECL 100 Family. SY100ELT982 Pecl-to-cml Translator With Output Enable.
TC7WH157FK : 2-channel Multiplexer.