|
Details, datasheet, quote on part number:74LCX14
| |
| Part: | 74LCX14 |
| Category: | Logic => Buffers/Inverters => 2-State => CMOS/BiCMOS->LVT/ALVT/LCX/LPT Family->Low Voltage |
| Description: | Low Voltage Hex Inverter With 5V Tolerant Schmitt Trigger Inputs |
| Company: | Fairchild Semiconductor |
| Datasheet: | Download 74LCX14 datasheet File size : 95 kB |
| Request For quote: | Find where to buy 74LCX14
|
| |
Datasheet text preview:
74LCX14 Low Voltage Hex Inverter with 5V Tolerant Schmitt Trigger Inputs
March 1995 Revised January 2001
74LCX14 Low Voltage Hex Inverter with 5V Tolerant Schmitt Trigger Inputs
General Description
The LCX14 contains six inverter gates each with a Schmitt trigger input. They are capable of transforming slowly changing input signals into sharply defined, jitter-free output signals. In addition, they have a greater noise margin than conventional inverters. The LCX14 has hysteresis between the positive-going and negative-going input thresholds (typically 1.0V) which is determined internally by transistor ratios and is essentially insensitive to temperature and supply voltage variations. The inputs tolerate voltages up to 7V allowing the interface of 5V, 3V and 2.5V systems. The 74LCX14 is fabricated with advanced CMOS technology to achieve high speed operation while maintaining CMOS low power dissipation.
Features
s 5V tolerant inputs s 2.3V3.6V VCC specifications provided s 6.5 ns tPD max (VCC = 3.3V), 10 µA ICC max s Power down high impedance inputs and outputs s ±24 mA output drive (VCC = 3.0V) s Implements patented noise/EMI reduction circuitry s Latch-up performance exceeds 500 mA s ESD performance: Machine model > 2000V Human model > 200V
Ordering Code:
Order Number 74LCX14M 74LCX14SJ 74LCX14MTC Package Number M14A M14D MTC14 Package Description 14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150 Narrow 14-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide 14-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.
Logic Symbol
IEEE/IEC
Connection Diagram
Truth Table Pin Descriptions
Pin Names In On Description Inputs Outputs Input A L H Output O H L
© 2001 Fairchild Semiconductor Corporation
DS012412
www.fairchildsemi.com
74LCX14
Absolute Maximum Ratings(Note 1)
Symbol VCC VI VO IIK IOK IO ICC IGND TSTG Parameter Supply Voltage DC Input Voltage DC Output Voltage DC Input Diode Current DC Output Diode Current DC Output Source/Sink Current DC Supply Current per Supply Pin DC Ground Current per Ground Pin Storage Temperature Value Conditions Units V V Output in HIGH or LOW State (Note 2) VI VC C V mA mA mA mA mA
-0.5 to +7.0 -0.5 to +7.0 -0.5 to VCC + 0.5 -5 0 -5 0 +5 0 ±5 0 ±100 ±100 -65 to +150
°C
Recommended Operating Conditions (Note 3)
Symbol VCC VI VO IOH/IOL Supply Voltage Input Voltage Output Voltage Output Current HIGH or LOW State VCC = 3.0V - 3.6V VCC = 2.7V - 3.0V VCC = 2.3V - 2.7V Parameter Operating Data Retention Min 2.0 1.5 0 0 Max 3.6 3.6 5.5 VC C Units V V V mA
±24 ±12 ±8
Note 1: The Absolute Maximum Ratings are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the Absolute Maximum Ratings. The "Recomm ended Operating Conditions" table will define the conditions for actual device operation. Note 2: IO Absolute Maximum Rating must be observed. Note 3: Unused inputs must be held HIGH or LOW. They may not float.
DC Electrical Characteristics
Symbol Vt+ Vt- VH VOH Parameter Positive Input Threshold Negative Input Threshold Hysteresis HIGH Level Output Voltage IOH = -100µA IOH = -8 mA IOH = -12 mA IOH = -18 mA IOH = -24 mA VOL LOW Level Output Voltage IOL = 100µA IOL = 8mA IOL = 12 mA IOL = 16 mA IOL = 24 mA II IOFF ICC ICC Input Leakage Current Power-Off Leakage Current Quiescent Supply Current Increase in ICC per Input 0 VI 5.5V VI or VO = 5.5V VI = VCC or GND 3.6V VI 5.5V VIH = VCC -0.6V Conditions VCC (V) 2.5 3.0 2.5 3.0 2.5 3.0 2.3 - 3.6 2.3 2.7 3.0 3.0 2.3 - 3.6 2.3 2.7 3.0 3.0 2.3 - 3.6 0 2.3 - 3.6 2.3 - 3.6 2.3 - 3.6 TA = -40°C to +85°C M in 0.9 1 .2 0.4 0 .6 0 .3 0 .4 VCC - 0.2 1.8 2.2 2.4 2.2 0 .2 0.6 0.4 0.4 0.55 ± 5.0 10 10 ± 10 500 µA µA µA µA V V Max 1 .7 2.2 1.1 1.5 1.0 1.2 Units V V V
www.fairchildsemi.com
2
74LCX14
AC Electrical Characteristics
TA = -40°C to +85°C, RL = 500 Symbol Parameter VCC = 3.3V ± 0.3V CL= 50 pF Min tPHL tPLH tOSHL tOSLH Output to Output Skew (Note 4) Propagation Delay Time 1.5 1.5 M ax 6.5 6 .5 1.0 1.0 VCC = 2.7V CL = 50 pF Min 1.5 1.5 Max 7.5 7 .5 VCC = 2.5V ± 0.2V CL = 30 pF Min 1.5 1.5 Max 7.8 7.8 ns ns Units
Note 4: Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device. The specification applies to any outputs switching in the same direction, either HIGH-to-LOW (tOSHL) or LOW-to-HIGH (tOSLH).
Dynamic Switching Characteristics
Symbol VOLP VOLV Parameter Quiet Output Dynamic Peak VOL Quiet Output Dynamic Valley VOL Conditions CL = 50 pF, VIH =3.3V, VIL = 0V CL = 30 pF, VIH = 2.5V, VIL = 0V CL = 50 pF, VIH = 3.3V, VIL = 0V CL = 30 pF, VIH =2.5V, VIL = 0V V CC (V) 3.3 2.5 3 .3 2.5 TA = 25°C Typical 0 .8 0 .6 -0.8 -0.6 Units V V
Capacitance
Symbol CIN COUT CPD Input Capacitance Output Capacitance Power Dissipation Capacitance Parameter Conditions VCC = Open, VI = 0V or VCC VCC = 3.3V, VI = 0V or VCC VCC = 3.3V, VI = 0V or VCC, f = 10 MHz Typical 7 8 25 Units pF pF pF
3
www.fairchildsemi.com
74LCX14
AC Loading and Waveforms Generic for LCX Family
FIGURE 1. AC Test Circuit (CL includes probe and jig capacitance) Test tPLH, tPHL tPZL, tPLZ tPZH,tPHZ Switch Open 6V at VCC = 3.3 ± 0.3V VCC x 2 at VCC = 2.5 ± 0.2V GND
Waveform for Inverting and Non-Inverting Functions
3-STATE Output Low Enable and Disable Times for Logic
Propagation Delay, Pulse Width and trec Waveforms
Setup Time, Hold TIme and Recovery TIme for Logic
3-STATE Output High Enable and Disable TImes for Logic FIGURE 2. Waveforms
trise and tfall
(Input Pulse Characteristics; f = 1MHz, tr = tf = 3ns) VC C Symbol Vm i Vmo Vx Vy 3.3V ± 0.3V 1.5V 1.5V VOL + 0.3V VOH - 0.3V 2.7V 1.5V 1.5V VOL + 0.3V VOH - 0.3V 2.5V ± 0.2V VCC/2 VCC/2 VOL + 0.15V VOH - 0.15V
www.fairchildsemi.com
4
74LCX14
Schematic Diagram Generic for LCX Family
5
www.fairchildsemi.com
|
|
