74LCX162373 Low Voltage 16-Bit Transparent Latch with 5V Tolerant Inputs and Outputs and 26 Series Resistor

The LCX162373 contains sixteen non-inverting latches with 3-STATE outputs and is intended for bus oriented applications. The device is byte controlled. The flip-flops appear transparent to the data when the Latch Enable (LE) is HIGH. When LE is LOW, the data that meets the setup time is latched. Data appears on the bus when the Output Enable (OE) is LOW. When OE is HIGH, the outputs are in a high impedance state. The LCX162373 is designed for low voltage or 3.3V) VCC applications with capability of interfacing a 5V signal environment. The 26 series resistor in the output helps reduce output overshoot and undershoot. The LCX162373 is fabricated with an advanced CMOS technology to achieve high speed operation while maintaining CMOS low power dissipation.

I 5V tolerant inputs and outputs I 2.3V­3.6V VCC specifications provided I Equivalent 26 series resistor outputs 6.2 ns tPD max (VCC 20 µA ICC max I Power down high impedance inputs and outputs I Supports live insertion/withdrawal (Note ±12 mA output drive (VCC 3.0V) I Implements patented noise/EMI reduction circuitry I Latch-up performance exceeds mA I ESD performance: Human body model > 2000V Machine model 200V I Also packaged in plastic Fine-Pitch Ball Grid Array (FBGA) (Preliminary)

Note 1: To ensure the high-impedance state during power up or down, OE should be tied to VCC through a pull-up resistor: the minimum value or the resistor is determined by the current-sourcing capability of the driver.

Order Number 74LCX162373GX (Note 2) 74LCX162373MEA (Note 3) 74LCX162373MTD (Note 3) Package Number BGA54A (Preliminary) MS48A MTD48 Package Description 54-Ball Fine-Pitch Ball Grid Array (FBGA), JEDEC MO-205, 5.5mm Wide [TAPE and REEL] 48-Lead Small Shrink Outline Package (SSOP), JEDEC MO-118, 0.300" Wide 48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide

Note 2: BGA package available in Tape and Reel only. Note 3: Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

Pin Names OEn LEn O0­O15 NC Description Output Enable Input (Active LOW) Latch Enable Input Inputs Outputs No Connect

Inputs Pin Assignment for FBGA LE1 OE1 Inputs X H (Top Thru View) I8­I15 I0­I7 Outputs H O0 Outputs H O0

H = HIGH Voltage Level L = LOW Voltage Level X = Immaterial Z = High Impedance O0 = Previous O0 before HIGH-to-LOW transition of Latch Enable

The LCX162373 contains sixteen D-type latches with 3-STATE standard outputs. The device is byte controlled with each byte functioning identically, but independent of the other. Control pins can be shorted together to obtain full 16-bit operation. The following description applies to each byte. When the Latch Enable (LEn) input is HIGH, data on the In enters the latches. In this condition the latches are transparent, i.e. a latch output will change state each time its I input changes. When LEn is LOW, the latches store information that was present on the I inputs a setup time preceding the HIGH-to-LOW transition of LEn. The 3-STATE standard outputs are controlled by the Output Enable (OEn) input. When OEn is LOW, the standard outputs are in the 2-state mode. When OEn is HIGH, the standard outputs are in the high impedance mode but this does not interfere with entering new data into the latches.

Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.