|
Details, datasheet, quote on part number:74LCX821MSA
| |
Datasheet text preview:
74LCX821 Low Voltage 10-Bit D-Type Flip-Flop with 5V Tolerant Inputs and Outputs
January 1996 Revised March 2001
74LCX821 Low Voltage 10-Bit D-Type Flip-Flop with 5V Tolerant Inputs and Outputs
General Description
The LCX821 consists of ten D-type Flip-Flops with 3-STATE outputs for bus organized system applications. The device is designed for low voltage (2.5V or 3.3V) VCC applications with capability of interfacing to a 5V signal environment. The LCX821 is fabricated with an advanced CMOS technology to achieve high speed operation while maintaining CMOS low power dissipation.
Features
s 5V tolerant inputs and outputs s 2.3V3.6V VCC specifications provided s 7.0 ns tPD max (VCC = 3.3V), 10 µA ICC max s Power-down high impedance inputs and outputs s Supports live insertion/withdrawal (Note 1) s ±24 mA output drive (VCC = 3.0V) s Implements patented noise/EMI reduction circuitry s Latch-up performance exceeds 500 mA s ESD performance: Human Body Model > 2000V Machine Model > 200V
Note 1: To ensure the high-impedance state during power up or down, OE should be tied to VCC through a pull-up resistor: the minimum value or the resistor is determined by the current-sourcing capability of the driver.
Ordering Code:
Order Number 74LCX821WM 74LCX821MSA 74LCX821MTC Package Number M24B MSA24 MTC24 Package Description 24-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300 Wide 24-Lead Shrink Small Outline Package (SSOP), EIAJ TYPE II, 5.3mm Wide 24-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
Devices also available in Tape and Reel. Specify by appending the suffix "X" to the ordering code.
Logic Symbols
Connection Diagram
IEEE/IEC
© 2001 Fairchild Semiconductor Corporation
DS012635
www.fairchildsemi.com
74LCX821
Pin Descriptions
Pin Names D0D9 CLK OE O0O9 Description Data Inputs Clock Input Output Enable Input 3-STATE Latch Outputs
Function Table
Inputs OE CLK D H H H H L L L L H L H L H L H L H Internal Q NC NC L H L H NC NC Outputs Function On Z Z Z Z L H NC NC Ho ld Ho ld Load Load Data Available Data Available No Change in Data No Change in Data
H H
H
H = HIGH Voltage Level L = LOW Voltage Level X = Immaterial Z = High Impendance = LOW-to-HIGH Transition NC = No Change
Functional Description
The LCX821 consists of ten edge-triggered flip-flops with individual D-type inputs with 3-STATE true outputs. The buffered clock and buffered Output Enable are common to all flip-flops. The ten flip-flops will store the state of their individual D inputs that meet the setup and hold time
requirements on the LOW-to-HIGH Clock (CLK) transition. With the Output Enable (OE) LOW, the contents of the ten flip-flops are available at the outputs. When OE is HIGH, the outputs go to the high impedance state. Operation of the OE input does not affect the state of the flip-flops.
Logic Diagram
Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.
www.fairchildsemi.com
2
74LCX821
Absolute Maximum Ratings(Note 2)
Symbol VCC VI VO IIK IOK IO ICC IGND TSTG Parameter Supply Voltage DC Input Voltage DC Output Voltage DC Input Diode Current DC Output Diode Current DC Output Source/Sink Current DC Supply Current per Supply Pin DC Ground Current per Ground Pin Storage Temperature Value Conditions Units V V Output in 3-STATE Output in HIGH or LOW State (Note 3) VI VCC V mA mA mA mA mA
-0.5 to +7.0 -0.5 to +7.0 -0.5 to +7.0 -0.5 to VCC + 0.5 -5 0 -5 0 +5 0 ±5 0 ±100 ±100 -65 to +150
°C
Recommended Operating Conditions (Note 4)
Symbol VC C VI VO IOH/IOL Supply Voltage Input Voltage Output Voltage Output Current HIGH or LOW State 3-STATE VCC = 3.0V - 3.6V VCC = 2.7V - 3.0V VCC = 2.3V - 2.7V TA Free-Air Operating Temperature Input Edge Rate, VIN = 0.8V - 2.0V, VCC = 3.0V Parameter Operating Data Retention Min 2.0 1.5 0 0 0 Max 3.6 3.6 5.5 VC C 5.5 Units V V V
±24 ±12 ±8 -4 0
0 85 10 mA
°C
ns/V
t/V
Note 2: The Absolute Maximum Ratings are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the Absolute Maximum Ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation. Note 3: IO Absolute Maximum Rating must be observed. Note 4: Unused inputs must be held HIGH or LOW. They may not float.
DC Electrical Characteristics
Symbol VIH VIL VOH Parameter HIGH Level Input Voltage LOW Level Input Voltage HIGH Level Output Voltage IOH = -100 µA IOH = -8 mA IOH = -12 mA IOH = -18 mA IOH = -24 mA VOL LOW Level Output Voltage IOL = 100 µA IOL = 8 mA IOL = 12 mA IOL = 16 mA IOL = 24 mA II IOZ IOFF Input Leakage Current 3-STATE Output Leakage Power-Off Leakage Current 0 VI 5.5V 0 VO 5.5V VI = V IH or VIL VI or VO = 5.5V Conditions VCC (V) 2.3 - 2.7 2.7 - 3.6 2.3 - 2.7 2.7 - 3.6 2.3 - 3.6 2.3 2.7 3.0 3.0 2.3 - 3.6 2.3 2.7 3.0 3.0 2.3 - 3.6 2.3 - 3.6 0 VCC - 0.2 1.8 2.2 2.4 2.2 0 .2 0 .6 0 .4 0 .4 0.55 ±5.0 ±5.0 10 µA µA µA V V TA = -40°C to +85°C M in 1 .7 2 .0 0 .7 0 .8 Max Units V V
3
www.fairchildsemi.com
74LCX821
DC Electrical Characteristics
Symbol ICC ICC Parameter Quiescent Supply Current Increase in ICC per Input
(Continued)
VCC (V) 2.3 - 3.6 2.3 - 3.6 2.3 - 3.6 TA = -40°C to +85°C Min Max 10 ±10 500 µA µA
Conditions VI = VCC or GND 3.6V VI, VO 5.5V (Note 5) VIH = VCC - 0.6V
Units
Note 5: Outputs disabled or 3-STATE only.
AC Electrical Characteristics
TA = -40°C to +85°C, RL = 500 Symbol Parameter VCC = 3.3V ± 0.3V CL = 50 pF Min fMAX tPHL tPLH tPZL tPZH tPLZ tPHZ tOSHL tOSLH tS tH tW Output to Output Skew (Note 6) Setup Time, Dn to CLK Hold Time, Dn to CLK CLK Pulse Width 2 .5 1 .5 3 .3 Output Disable Time Maximum Clock Frequency Propagation Delay CLK to On Output Enable Time 150 1.5 1.5 1.5 1.5 1.5 1.5 7.0 7.0 7.5 7.5 6.5 6.5 1.0 1.0 2.5 1.5 3 .3 4.0 2.0 4.0 1.5 1.5 1.5 1.5 1.5 1.5 7.5 7 .5 8.0 8 .0 7.0 7 .0 1.5 1.5 1.5 1.5 1.5 1.5 8.4 8 .4 9.8 9 .8 7.8 7 .8 Max VCC = 2.7V CL = 50 pF M in M ax VCC = 2.5V ± 0.2V CL = 30 pF Min Max MHz ns ns ns ns ns ns ns Units
Note 6: Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device. The specification applies to any outputs switching in the same direction, either HIGH-to-LOW (tOSHL) or LOW-to-HIGH (tOSLH).
Dynamic Switching Characteristics
Symbol VOLP VOLV Parameter Quiet Output Dynamic Peak VOL Quiet Output Dynamic Valley VOL Conditions CL = 50 pF, VIH = 3.3V, VIL = 0V CL = 30 pF, VIH = 2.5V, VIL = 0V CL = 50 pF, VIH = 3.3V, VIL = 0V CL = 30 pF, VIH = 2.5V, VIL = 0V VCC (V) 3.3 2.5 3.3 2.5 TA = 25°C Typical 0 .8 0 .6 -0.8 -0.6 V V Units
Capacitance
Symbol CIN CO CPD Input Capacitance Output Capacitance Power Dissipation Capacitance Parameter Conditions VCC = Open, VI = 0V or VCC VCC = 3.3V, VI = 0V or VCC VCC = 3.3V, VI = 0V or VCC, f = 10 MHz Typical 7 8 20 Units pF pF pF
www.fairchildsemi.com
4
74LCX821
AC LOADING and WAVEFORMS Generic for LCX Family
FIGURE 1. AC Test Circuit (CL includes probe and jig capacitance) Test tPLH, tPHL tPZL, tPLZ tPZH,tPHZ Switch Open 6V at VCC = 3.3 ± 0.3V VCC x 2 at VCC = 2.5 ± 0.2V G ND
Waveform for Inverting and Non-Inverting Functions
3-STATE Output High Enable and Disable Times for Logic
Propagation Delay. Pulse Width and trec Waveforms
Setup Time, Hold Time and Recovery Time for Logic
3-STATE Output Low Enable and Disable Times for Logic FIGURE 2. Waveforms (Input Characteristics; f =1MHz, tr = tf = 3ns) Symbol Vmi Vm o Vx Vy VC C 3.3V ± 0.3V 1.5V 1.5V VOL + 0.3V VOH - 0.3V 2.7V 1.5V 1.5V VOL + 0.3V VOH - 0.3V
trise and tfall
2.5V ± 0.2V VCC/2 VCC/2 VOL + 0.15V VOH - 0.15V
5
www.fairchildsemi.com
|
|
