|
|
Part: 74LVTH322374
Category:
Logic
-> Flip-Flops
Description: Low Voltage 32-Bit D-type Flip-flop With 3-STATE Outputs And 25 Ohm Series Resistors in The Outputs (Preliminary)
Company: Fairchild Semiconductor
Datasheet: Download 74LVTH322374 datasheet File size : 110 kB
Request For quote: Find where to buy 74LVTH322374
Datasheet text preview:
Preliminary
74LVTH322374 Low Voltage 32-Bit D-Type Flip-Flop with 3-STATE Outputs and 25 Series Resistors in the Outputs (Preliminary)
February 2001 Revised August 2001
74LVTH322374 Low Voltage 32-Bit D-Type Flip-Flop with 3-STATE Outputs and 25 Series Resistors in the Outputs (Preliminary)
General Description
The LVTH322374 contains thirty-two non-inverting D-type flip-flops with 3-STATE outputs and is intended for bus oriented applications. The device is byte controlled. A buffered clock (CP) and Output Enable (OE) are common to each byte and can be shorted together for full 32-bit operation. The LVTH322374 is designed with equivalent 25 series resistance in both the HIGH and LOW states of the output. This design reduces line noise in applications such as memory address drivers, clock drivers, and bus transceivers/transmitters. The LVTH322374 data inputs include bushold, eliminating the need for external pull-up resistors to hold unused inputs. These flip-flops are designed for low voltage (3.3V) VCC applications, but with the capability to provide a TTL interface to a 5V environment. The LVTH322374 is fabricated with an advanced BiCMOS technology to achieve high speed operation similar to 5V ABT while maintaining a low power dissipation.
Features
s Input and output interface capability to systems at 5V VCC s Bushold data inputs eliminate the need for external pullup resistors to hold unused inputs s Live insertion/extraction permitted s Power Up/Power Down high impedance provides glitchfree bus loading s Outputs include equivalent series resistance of 25 to make external termination resistors unnecessary and reduce overshoot and undershoot s ESD performance: Human-body model > 2000V Machine model > 200V Charged-device model > 1000V s Packaged in plastic Fine-Pitch Ball Grid Array (FBGA) (Preliminary)
Ordering Code:
Order Number 74LVTH322374GX (Note 1) Package Number BGA96A (Preliminary) Package Description 96-Ball Fine-Pitch Ball Grid Array (FBGA), JEDEC MO-205, 5.5mm Wide [Tape and Reel]
Note 1: BGA package available in Tape and Reel only.
Logic Symbol
© 2001 Fairchild Semiconductor Corporation
DS500429
www.fairchildsemi.com
Preliminary 74LVTH322374 Connection Diagram Pin Descriptions for FBGA
Pin Names OEn CP n I0I31 O0O31 Description Output Enable Input (Active LOW) Clock Pulse Input Inputs 3-STATE Outputs
FBGA Pin Assignments
1 A B C D E F G H (Top Thru View) J K L M N P R T O1 O3 O5 O7 O9 O11 O13 O14 O17 O19 O21 O23 O25 O27 O29 O30 2 O0 O2 O4 O6 O8 O10 O12 O15 O16 O18 O20 O22 O24 O26 O28 O31 3 OE1 G ND VCC1 G ND G ND VCC1 G ND OE2 OE3 G ND VCC2 G ND G ND VCC2 G ND OE4 4 CP 1 GND VCC1 GND GND VCC1 GND CP 2 CP 3 GND VCC2 GND GND VCC2 GND CP 4 5 I0 I2 I4 I6 I8 I10 I12 I15 I16 I18 I20 I22 I24 I26 I28 I31 6 I1 I3 I5 I7 I9 I11 I13 I14 I17 I19 I21 I23 I25 I27 I29 I30
Truth Tables
Inputs CP 1 Outputs I0I7 H L X X O0O7 H L Oo Z Outputs I16I23 H L X X O16O23 H L Oo Z CP 4 CP 2 Inputs Outputs I8I15 H L X X O8O15 H L Oo Z Outputs I24I31 H L X X O24O31 H L Oo Z
L X
OE1 L L L H Inputs
L X
OE2 L L L H Inputs
CP 3
L X
OE3 L L L H
L X
OE4 L L L H
H = HIGH Voltage Level L = LOW Voltage Level X = Immaterial
Z = HIGH Impedance Oo = Previous Oo before HIGH-to-LOW of CP
Functional Description
The LVTH322374 consists of thirty-two edge-triggered flip-flops with individual D-type inputs and 3-STATE true outputs. The device is byte controlled with each byte functioning identically, but independent of the other. The control pins can be shorted together to obtain full 32-bit operation. Each byte has a buffered clock and buffered Output Enable common to all flip-flops within that byte. The description which follows applies to each byte. Each flip-flop will store the state of their individual D-type inputs that meet the setup and hold time requirements on the LOW-to-HIGH Clock (CPn) transition. With the Output Enable (OEn) LOW, the contents of the flip-flops are available at the outputs. When OEn is HIGH, the outputs go to the high impedance state. Operation of the OEn input does not affect the state of the flip-flops. www.fairchildsemi.com 2
Preliminary
74LVTH322374
Logic Diagrams
Byte 1 (0:7)
Byte 2 (8:15)
Byte 3 (16:23)
Byte 4 (24:31)
VCC1 is associated with Bytes 1 and 2. VCC2 is associated with Bytes 3 and 4.
Note: Please note that these diagrams are provided for the understanding of logic operation and should not be used to estimate propagation delays.
3
www.fairchildsemi.com
Preliminary 74LVTH322374 Absolute Maximum Ratings(Note 2)
Symbol VC C VI VO IIK IOK IO ICC IGND TSTG Parameter Supply Voltage DC Input Voltage DC Output Voltage DC Input Diode Current DC Output Diode Current DC Output Current DC Supply Current per Supply Pin DC Ground Current per Ground Pin Storage Temperature Value Conditions Units V V Output in 3-STATE Output in HIGH or LOW State (Note 3) VI VCC VO > VCC Output at HIGH State Output at LOW State V mA mA mA mA mA
-0.5 to +4.6 -0.5 to +7.0 -0.5 to +7.0 -0.5 to +7.0 -5 0 -5 0
64 128
±6 4 ±128 -65 to +150
°C
Recommended Operating Conditions
Symbol VC C VI I OH I OL TA Supply Voltage Input Voltage HIGH Level Output Current LOW Level Output Current Free-Air Operating Temperature Input Edge Rate, VIN = 0.8V2.0V, VCC = 3.0V Parameter Min 2.7 0 Max 3.6 5.5 Units V V mA mA
-3 2
64
-40
0
85 10
°C
ns/V
t/V
Note 2: Absolute Maximum continuous ratings are those values beyond which damage to the device may occur. Exposure to these conditions or conditions beyond those indicated may adversely affect device reliability. Functional operation under absolute maximum rated conditions is not implied. Note 3: IO Absolute Maximum Rating must be observed.
DC Electrical Characteristics
Symbol VIK VIH VIL VOH VOL II(HOLD) II(OD) II Parameter Input Clamp Diode Voltage Input HIGH Voltage Input LOW Voltage Output HIGH Voltage Output LOW Voltage Bushold Input Minimum Drive Bushold Input Over-Drive Current to Change State Input Current Control Pins Data Pins IOFF IPU/PD IOZL IOZH IOZH+ ICCH ICCL ICCZ Power Off Leakage Current Power Up/Down 3-STATE Output Current 3-STATE Output Leakage Current 3-STATE Output Leakage Current 3-STATE Output Leakage Current Power Supply Current Power Supply Current Power Supply Current (VCC1 or VCC2) (VCC1 or VCC2) (VCC1 or VCC2) VCC (V) 2.7 2.73.6 2.73.6 2.73.6 3.0 2.7 3.0 3.0 3.0 3.6 3.6 3.6 0 01.5V 3.6 3.6 3.6 3.6 3.6 3.6 75 -75 500 -500 10 ±1 -5 1 ±100 ±100 -5 5 10 0.19 5 0.19 µA µA µA µA µA mA mA mA µA VCC - 0.2 2 .0 0 .2 0 .8 2 .0 0 .8 T A = -40°C to +85°C M in Max - 1.2 Units V V V V V µA µA Conditions II = -18 mA VO 0.1V or VO VCC - 0.1V IOH = -100 µA IOH = -12 mA IOL = 100 µA IOL = 12 mA VI = 0.8V VI = 2.0V (Note 4) (Note 5) VI = 5.5V VI = 0V or VCC VI = 0V VI = VCC 0V VI or VO 5.5V VO = 0.5V to 3.0V VI = GND or VCC VO = 0.5V VO = 3.0V VCC < VO 5.5V Outputs HIGH Outputs LOW Outputs Disabled
www.fairchildsemi.com
4
Preliminary
74LVTH322374
DC Electrical Characteristics
Symbol ICCZ+ ICC Power Supply Current Parameter
(Continued)
VCC (V) T A = -40°C to +85°C M in Max 0.19 0.2 mA mA VCC VO 5.5V, Outputs Disabled One Input at VCC - 0.6V Other Inputs at VCC or GND
Units
Conditions
(VCC1 or VCC2)
3.6 3 .6
Increase in Power Supply Current (VCC1 or VCC2) (Note 6)
Note 4: An external driver must source at least the specified current to switch from LOW-to-HIGH. Note 5: An external driver must sink at least the specified current to switch from HIGH-to-LOW. Note 6: This is the increase in supply current for each input that is at the specified voltage level rather than VCC or GND.
Dynamic Switching Characteristics
Symbol VOLP VOLV Parameter Quiet Output Maximum Dynamic VOL Quiet Output Minimum Dynamic VOL VCC (V) 3.3 3.3 Min
(Note 7)
TA = 25°C Typ 0 .8 -0.8 Max Conditions Units V V CL = 50 pF, RL = 500 (Note 8) (Note 8)
Note 7: Characterized in SSOP package. Guaranteed parameter, but not tested. Note 8: Max number of outputs defined as (n). n-1 data inputs are driven 0V to 3V. Output under test held LOW.
AC Electrical Characteristics
TA = -40°C to +85°C, CL = 50 pF, RL = 500 Symbol Parameter VCC = 3.3V ± 0.3V Min fMAX tPHL tPLH tPZL tPZH tPLZ tPHZ tS tH tW Setup Time Hold Time Pulse Width Output Disable Time Maximum Clock Frequency Propagation Delay CP to On Output Enable Time 160 2.2 2.0 1.8 1.8 2.0 2.4 1.8 0.8 3 .0 4.9 5.3 4.9 5.6 5.0 5.4 Max VCC = 2.7V Min 160 2.2 2.0 1.8 1.8 2.0 2.4 2.0 0 .1 3 .0 5.1 6 .2 6.0 6 .9 5 .1 5 .7 M ax MHz ns ns ns ns ns ns Units
Capacitance (Note 9)
Symbol CIN COUT Parameter Input Capacitance Output Capacitance Conditions VCC = OPEN, VI = 0V or VCC VCC = 3.0V, VO = 0V or VCC Typical 4 8 Units pF pF
Note 9: Capacitance is measured at frequency f = 1 MHz, per MIL-STD-883, Method 3012.
5
www.fairchildsemi.com
Others parts begin by 74
74-1 74-2 74-3 74-4 74-5 74-6 74-7 74-8 74-9 74-10 74-11 74-12 74-13 74-14 74-15 74-16 74-17 74-18 74-19 74-20 74-21 74-22 74-23 74-24 74-25 74-26 74-27 74-28 74-29 74-30 74-31 74-32 74-33 74-34 74-35 74-36 74-37 74-38 74-39 74-40 74-41 74-42 74-43 74-44 74-45 74-46 74-47 74-48 74-49 74-50 74-51 74-52 74-53 74-54 74-55 74-56 74-57 74-58 74-59 74-60 74-61 74-62
|
|
|
