|
|
Part: 74LVTH32373GX
Category:
Logic
-> Buffers/Inverters
-> 3-State
Description: Low Voltage 32-bit Transparent Latch With 3-state Outputs ( Preliminary )
Company: Fairchild Semiconductor
Datasheet: Download 74LVTH32373GX datasheet File size : 110 kB
Request For quote: Find where to buy 74LVTH32373GX
Datasheet text preview:
Preliminary
74LVT32373 · 74LVTH32373 Low Voltage 32-Bit Transparent Latch with 3-STATE Outputs (Preliminary)
August 2001 Revised August 2001
74LVT32373 · 74LVTH32373 Low Voltage 32-Bit Transparent Latch with 3-STATE Outputs (Preliminary)
General Description
The LVT32373 and LVTH32373 contain thirty-two noninverting latches with 3-STATE outputs and are intended for bus oriented applications. The device is byte controlled. The flip-flops appear transparent to the data when the Latch Enable (LE) is HIGH. When LE is LOW, the data that meets the setup time is latched. Data appears on the bus when the Output Enable (OE) is LOW. When OE is HIGH, the outputs are in a high impedance state. The LVTH32373 data inputs include bushold, eliminating the need for external pull-up resistors to hold unused inputs. These latches are designed for low-voltage (3.3V) VCC applications, but with the capability to provide a TTL interface to a 5V environment. The LVT32373 and LVTH32373 are fabricated with an advanced BiCMOS technology to achieve high speed operation similar to 5V ABT while maintaining a low power dissipation.
Features
s Input and output interface capability to systems at 5V VCC s Bushold data inputs eliminate the need for external pull-up resistors to hold unused inputs (74LVTH32373), also available without bushold feature (74LVT32373) s Live insertion/extraction permitted s Power Up/Down high impedance provides glitch-free bus loading s Outputs source/sink -32 mA/+64 mA s ESD performance: Human-body model > 2000V Machine model > 200V Charged-device model > 1000V s Packaged in plastic Fine-Pitch Ball Grid Array (FBGA) (Preliminary)
Ordering Code:
Order Number 74LVT32373GX (Note 1) 74LVTH32373GX (Note 1) Package Number BGA96A (Preliminary) BGA96A (Preliminary) Package Description 96-Ball Fine-Pitch Ball Grid Array (FBGA), JEDEC MO-205, 5.5mm Wide [TAPE and REEL] 96-Ball Fine-Pitch Ball Grid Array (FBGA), JEDEC MO-205, 5.5mm Wide [TAPE and REEL]
Note 1: BGA package available in Tape and Reel only.
Logic Symbol
© 2001 Fairchild Semiconductor Corporation
DS500548
www.fairchildsemi.com
Preliminary 74LVT32373 · 74LVTH32373 Connection Diagram Pin Descriptions
Pin Names OEn LEn I0I31 O0O31 Description Output Enable Input (Active LOW) Latch Enable Input Inputs 3-STATE Outputs
FBGA Pin Assignments
1 A B C D E F G (Top Thru View) H J K L M N P R T O1 O3 O5 O7 O9 O11 O13 O14 O17 O19 O21 O23 O25 O27 O29 O30 2 O0 O2 O4 O6 O8 O10 O12 O15 O16 O18 O20 O22 O24 O26 O28 O31 3 OE1 G ND VCC1 G ND G ND VCC1 G ND OE2 OE3 G ND VCC2 G ND G ND VCC2 G ND OE4 4 LE1 GND VCC1 GND GND VCC1 GND LE2 LE3 GND VCC2 GND GND VCC2 GND LE4 5 I0 I2 I4 I6 I8 I10 I12 I15 I16 I18 I20 I22 I24 I26 I28 I31 6 I1 I3 I5 I7 I9 I11 I13 I14 I17 I19 I21 I23 I25 I27 I29 I30
Truth Table
Inputs CP 1 X H H L OE1 H L L L Inputs CP 3 X H H L
H = HIGH Voltage Level
Outputs I0I7 X L H X O0O7 Z L H O0 Outputs I16I23 X L H X O16O23 Z L H O0
X = Immaterial
Inputs CP 2 X H H L OE2 H L L L Inputs CP 4 X H H L
Z = HIGH Impedance
Outputs I8I15 X L H X O8O15 Z L H O0 Outputs I24I31 X L H X O24O31 Z L H O0
OE3 H L L L
OE4 H L L L
L = LOW Voltage Level
Oo = Previous Oo prior to HIGH-to-LOW transition of LE
Functional Description
The LVT32373 and LVTH32373 contain thirty-two D-type latches with 3-STATE standard outputs. The device is byte controlled with each byte functioning identically, but independent of the other. Control pins can be shorted together to obtain full 32-bit operation. The following description applies to each byte. When the Latch Enable (LEn) input is HIGH, data on the Dn enters the latches. In this condition the latches are transparent, i.e, a latch output will change states each time its D input changes. When LEn is LOW, the latches store information that was present on the D inputs a setup time preceding the HIGH-to-LOW transition of LEn. The 3-STATE standard outputs are controlled by the Output Enable (OEn) input. When OEn is LOW, the standard outputs are in the 2-state mode. When OEn is HIGH, the standard outputs are in the high impedance mode but this does not interfere with entering new data into the latches. www.fairchildsemi.com 2
Preliminary
74LVT32373 · 74LVTH32373
Logic Diagrams
Byte 1 (0:7)
Byte 2 (8:15)
Byte 3 (16:23)
Byte 4 (24:31)
VCC1 is associated with Bytes 1 and 2. VCC2 is associated with Bytes 3 and 4.
Note: Please note that these diagrams are provided only for the understanding of logic operations and should not be used to estimate propagation delays.
3
www.fairchildsemi.com
Preliminary 74LVT32373 · 74LVTH32373 Absolute Maximum Ratings(Note 2)
Symbol VC C VI VO I IK I OK IO ICC IGND TSTG Parameter Supply Voltage DC Input Voltage DC Output Voltage DC Input Diode Current DC Output Diode Current DC Output Current DC Supply Current per Supply Pin DC Ground Current per Ground Pin Storage Temperature Value Conditions Units V V Output in 3-STATE Output in HIGH or LOW State (Note 3) VI VCC VO > VCC Output at HIGH State Output at LOW State V mA mA mA mA mA
-0.5 to +4.6 -0.5 to +7.0 -0.5 to +7.0 -0.5 to +7.0 -50 -50
64 128
±64 ±128 -65 to +150
°C
Recommended Operating Conditions
Symbol VC C VI IOH IOL TA Supply Voltage Input Voltage HIGH Level Output Current LOW Level Output Current Free-Air Operating Temperature Input Edge Rate, VIN = 0.8V2.0V, VCC = 3.0V Parameter Min 2.7 0 Max 3.6 5.5 Units V V mA mA
-3 2
64
-4 0
0
85 10
°C
ns/V
t/V
Note 2: Absolute Maximum continuous ratings are those values beyond which damage to the device may occur. Exposure to these conditions or conditions beyond those indicated may adversely affect device reliability. Functional operation under absolute maximum rated conditions is not implied. Note 3: IO Absolute Maximum Rating must be observed.
DC Electrical Characteristics
Symbol VIK VIH VIL VOH Parameter Input Clamp Diode Voltage Input HIGH Voltage Input LOW Voltage Output HIGH Voltage VCC (V) 2.7 2.73.6 2.73.6 2.73.6 2.7 3.0 VOL Output LOW Voltage 2.7 2.7 3.0 3.0 3.0 II(HOLD) (Note 4) II(OD) (Note 4) II Bushold Input Over-Drive Current to Change State Input Current Control Pins Data Pins IOFF IPU/PD IOZL IOZH IOZH+ Power Off Leakage Current Power up/down 3-STATE Output Current 3-STATE Output Leakage Current 3-STATE Output Leakage Current 3-STATE Output Leakage Current Bushold Input Minimum Drive 3.0 3.0 3.6 3.6 3.6 0 01.5V 3.6 3.6 3.6 75 - 75 500 -500 10 ±1 -5 1 ±100 ±100 -5 5 10 µA µA µA µA µA µA VCC - 0.2 2 .4 2 .0 0 .2 0 .5 0 .4 0 .5 0 .5 5 µA µA V V 2 .0 0 .8 T A = -40°C to +85°C M in Max -1.2 Units V V V Conditions II = -18 mA VO 0.1V or VO VCC - 0.1V IOH = -100 µA IOH = -8 mA IOH = -32 mA IOL = 100 µA IOL = 24 mA IOL = 16 mA IOL = 32 mA IOL = 64 mA VI = 0.8V VI = 2.0V (Note 5) (Note 6) VI = 5.5V VI = 0V or VCC VI = 0V VI = VCC 0V VI or VO 5.5V VO = 0.5V to 3.0V VI = GND or VCC VO = 0.5V VO = 3.0V VCC < VO 5.5V
www.fairchildsemi.com
4
Preliminary
74LVT32373 · 74LVTH32373
DC Electrical Characteristics
Symbol ICCH ICCL ICCZ ICCZ+ ICC Parameter Power Supply Current Power Supply Current Power Supply Current Power Supply Current Increase in Power Supply Current (Note 7)
Note 4: Applies to bushold versions only (74LVTH32373).
(Continued)
VCC (V) T A = -40°C to +85°C M in Max 0.19 5 0.19 0.19 0.2 mA mA mA mA mA Outputs HIGH Outputs LOW Outputs Disabled VCC VO 5.5V, Outputs Disabled One Input at V CC - 0.6V Other Inputs at VCC or GND
Units
Conditions
(VCC1 or VCC2) (VCC1 or VCC2) (VCC1 or VCC2) (VCC1 or VCC2) (VCC1 or VCC2)
3.6 3.6 3.6 3.6 3.6
Note 5: An external driver must source at least the specified current to switch from LOW-to-HIGH. Note 6: An external driver must sink at least the specified current to switch from HIGH-to-LOW. Note 7: This is the increase in supply current for each input that is at the specified voltage level rather than VCC or GND.
Dynamic Switching Characteristics
Symbol VOLP VOLV Parameter Quiet Output Maximum Dynamic VOL Quiet Output Minimum Dynamic VOL VCC (V) 3.3 3.3
(Note 8)
TA = 25°C M in Typ 0 .8 - 0.8 M ax Units V V Conditions CL = 50 pF, RL = 500 (Note 9) (Note 9)
Note 8: Characterized in SSOP package. Guaranteed parameter, but not tested. Note 9: Max number of outputs defined as (n). n-1 data inputs are driven 0V to 3V. Output under test held LOW.
AC Electrical Characteristics
TA = -40°C to +85°C, CL= 50pF, RL= 500 Symbol Parameter VCC = 3.3V ± 0.3V Min tPHL tPLH tPHL tPLH tPZL tPZH tPLZ tPHZ tS tH tW Setup Time, Dn to LE Hold Time, Dn to LE LE Pulse Width Output Disable Time Propagation Delay Dn to On Propagation Delay LE to On Output Enable Time 1.5 1.5 1.9 1.6 1.3 1.0 1.5 2.0 1.0 1.0 3.0 Max 3.9 3.8 4.2 4.3 4.3 4.3 4.7 5.0 Min 1.5 1.5 1.9 1.6 1.3 1.0 1.5 2.0 0.8 1.1 3.0 VCC = 2.7V Max 4.3 4.2 4.4 4.8 4.9 5.1 4.8 5.4 ns ns ns ns ns ns ns Units
Capacitance (Note 10)
Symbol CIN COUT Parameter Input Capacitance Output Capacitance Conditions VCC = Open, VI = 0V or VCC VCC = 3.0V, VO = 0V or VCC Typical 4 8 Units pF pF
Note 10: Capacitance is measured at frequency f = 1 MHz, per MIL-STD-883, Method 3012.
5
www.fairchildsemi.com
Others parts begin by 74
74-1 74-2 74-3 74-4 74-5 74-6 74-7 74-8 74-9 74-10 74-11 74-12 74-13 74-14 74-15 74-16 74-17 74-18 74-19 74-20 74-21 74-22 74-23 74-24 74-25 74-26 74-27 74-28 74-29 74-30 74-31 74-32 74-33 74-34 74-35 74-36 74-37 74-38 74-39 74-40 74-41 74-42 74-43 74-44 74-45 74-46 74-47 74-48 74-49 74-50 74-51 74-52 74-53 74-54 74-55 74-56 74-57 74-58 74-59 74-60 74-61 74-62
|
|
|
