|
Details, datasheet, quote on part number:74VCXH16374
| |
| Part: | 74VCXH16374 |
| Category: | Logic => Flip-Flops => CMOS/BiCMOS->LVC/ALVC/VCX Family->Low Voltage |
| Description: | Low Voltage 16-Bit D-type Flip-flop With Bushold |
| Company: | Fairchild Semiconductor |
| Datasheet: | Download 74VCXH16374 datasheet File size : 105 kB |
| Request For quote: | Find where to buy 74VCXH16374
|
| |
Datasheet text preview:
74VCXH16374 Low Voltage 16-Bit D-Type Flip-Flops with Bushold
January 2000 Revised August 2001
74VCXH16374 Low Voltage 16-Bit D-Type Flip-Flops with Bushold
General Description
The VCXH16374 contains sixteen non-inverting D-type flip-flops with 3-STATE outputs and is intended for bus oriented applications. The device is byte controlled. A buffered clock (CP) and output enable (OE) are common to each byte and can be shorted together for full 16-bit operation. The VCXH16374 data inputs include active bushold circuitry, eliminating the need for external pull-up resistors to hold unused or floating data inputs at a valid logic level. The 74VCXH16374 is designed for low voltage (1.65V to 3.6V) VCC applications with output compatibility up to 3.6V. The 74VCXH16374 is fabricated with an advanced CMOS technology to achieve high speed operation while maintaining low CMOS power dissipation.
Features
s 1.65V3.6V VCC supply operation s 3.6V tolerant control inputs and outputs s Bushold on data inputs eliminates the need for external pull-up/pull-down resistors s tPD 3.0 ns max for 3.0V to 3.6V VCC 3.9 ns max for 2.3V to 2.7V VCC 7.8 ns max for 1.65V to 1.95V VCC s Static Drive (IOH/IOL)
±24 mA @ 3.0V VCC ±18 mA @ 2.3V VCC ±6 mA @ 1.65V VCC
s Uses patented noise/EMI reduction circuitry s Latch-up performance exceeds 300 mA s ESD performance: Human body model > 2000V Machine model > 200V s Also packaged in plastic Fine-Pitch Ball Grid Array (FBGA) (Preliminary)
Ordering Code:
Order Number 74VCXH16374GX (Note 1) 74VCXH16374MTD (Note 2) Package Number BGA54A (Preliminary) MTD48 Package Descriptions 54-Ball Fine-Pitch Ball Grid Array (FBGA), JEDEC MO-205, 5.5mm Wide [TAPE and REEL] 48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide
Note 1: BGA package available in Tape and Reel only. Note 2: Devices also available in Tape and Reel. Specify by appending suffix letter "X" to the ordering code.
Logic Symbol
© 2001 Fairchild Semiconductor Corporation
DS500228
www.fairchildsemi.com
74VCXH16374
Connection Diagrams
Pin Assignment for TSSOP
Pin Descriptions
Pin Names OEn CP n I0I15 O0O15 NC Description Output Enable Input (Active LOW) Clock Pulse Input Bushold Inputs Outputs No Connect
FBGA Pin Assignments
1 A B C D E F G H J O0 O2 O4 O6 O8 O10 O12 O14 O15 2 NC O1 O3 O5 O7 O9 O11 O 13 NC 3 OE1 NC VC C GND GND GND VC C NC OE2 4 CP 1 NC VCC GND GND GND VCC NC CP 2 5 NC I1 I3 I5 I7 I9 I11 I13 NC 6 I0 I2 I4 I6 I8 I10 I12 I14 I15
Truth Tables
Inputs Pin Assignment for FBGA CP 1 Outputs I0I7 H L X X O0O7 H L O0 Z Outputs I8I15 H L X X O8O15 H L O0 Z OE1 L L L H Inputs CP 2
L X
L X
OE2 L L L H
(Top Thru View)
H = HIGH Voltage Level L = LOW Voltage Level X = Immaterial (HIGH or LOW, control inputs may not float) Z = High Impedance O0 = Previous O0 before HIGH-to-LOW of CP
www.fairchildsemi.com
2
74VCXH16374
Functional Description
The 74VCXH16374 consists of sixteen edge-triggered flip-flops with individual D-type inputs and 3-STATE true outputs. The device is byte controlled with each byte functioning identically, but independent of the other. The control pins can be shorted together to obtain full 16-bit operation. Each clock has a buffered clock and buffered Output Enable common to all flip-flops within that byte. The description which follows applies to each byte. Each flip-flop will store the state of their individual I inputs that meet the setup and hold time requirements on the LOW-to-HIGH Clock (CPn) transition. With the Output Enable (OEn) LOW, the contents of the flip-flops are available at the outputs. When OEn is HIGH, the outputs go to the high impedance state. Operations of the OEn input does not affect the state of the flip-flops.
Logic Diagram
Byte 1 (0:7)
Byte 2 (8:15)
Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.
3
www.fairchildsemi.com
74VCXH16374
Absolute Maximum Ratings(Note 3)
Supply Voltage (VCC) DC Input Voltage (VI) OEn, CPn I0 I15 Output Voltage (VO) Outputs 3-STATED Outputs Active (Note 4) DC Input Diode Current (IIK) VI VCC DC Output Source/Sink Current (IOH/IOL) DC VCC or GND Current per Supply Pin (ICC or GND) Storage Temperature Range (TSTG)
-0.5V to +4.6V -0.5V to 4.6V -0.5V to VCC + 0.5V -0.5V to +4.6V -0.5V to VCC +0.5V -50 mA -50 mA +50 mA ±50 mA ±100 mA -65°C to +150°C
Recommended Operating Conditions (Note 5)
Power Supply Operating Data Retention Only Input Voltage Output Voltage (VO) Output in Active States Output in "OFF" State Output Current in IOH/IOL VCC = 3.0V to 3.6V VCC = 2.3V to 2.7V VCC = 1.65V to 2.3V Free Air Operating Temperature (TA) Minimum Input Edge Rate (t/V) VIN = 0.8V to 2.0V, VCC = 3.0V 10 ns/V
Note 3: The Absolute Maximum Ratings are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the Absolute Maximum Ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation. Note 4: IO Absolute Maximum Rating must be observed. Note 5: Floating or unused control inputs must be held HIGH or LOW.
1.65V to 3.6V 1.2V to 3.6V
-0.3V to VCC
0V to VCC 0.0V to 3.6V
±24 mA ±18 mA ±6 mA -40°C to +85°C
DC Electrical Characteristics (2.7V < VCC 3.6V)
Symbol VIH VIL VOH Parameter HIGH Level Input Voltage LOW Level Input Voltage HIGH Level Output Voltage IOH = -100 µA IOH = -12 mA IOH = -18 mA IOH = -24 mA VOL LOW Level Output Voltage IOL = 100 µA IOL = 12 mA IOL = 18 mA IOL = 24 mA II II(HOLD) II(OD) IOZ IOFF ICC ICC Input Leakage Current Bushold Input Minimum Drive Hold Current Bushold Input Over-Drive Current to Change State 3-STATE Output Leakage Power-OFF Leakage Current Quiescent Supply Current Increase in ICC per Input Control Pins Data Pins 0 VI 3.6V VI = VCC or GND VIN = 0.8V VIN = 2.0V (Note 6) (Note 7) 0 VO 3.6V VI = VIH or VIL 0 (VO) 3.6V VI = VCC or GND VCC (VO) 3.6V (Note 8) VIH = VCC -0.6V
Note 6: An external driver must source at least the specified current to switch from LOW-to-HIGH. Note 7: An external driver must sink at least the specified current to switch from HIGH-to-LOW. Note 8: Outputs disabled or 3-STATE only.
Conditions
VCC (V) 2.7 - 3.6 2.7 - 3.6 2.7 - 3.6 2.7 3.0 3.0 2.7 - 3.6 2.7 3.0 3.0 2.7 - 3.6 2.7 - 3.6 3.0 3.0 3.6 3.6 2.7 - 3.6 0 2.7 - 3.6 2.7 - 3.6 2.7 - 3.6
Min 2.0
Max
Units V
0.8 VCC - 0.2 2.2 2.4 2.2 0.2 0.4 0.4 0.55 ±5.0 ±5.0 75 - 75 450 -450 ±10 10 20 ±20 750
V V V V V V V V V µA µA µA µA µA µA µA µA µA
www.fairchildsemi.com
4
74VCXH16374
DC Electrical Characteristics (2.3V VCC 2.7V)
Symbol VIH VIL VOH Parameter HIGH Level Input Voltage LOW Level Input Voltage HIGH Level Output Voltage IOH = -100 µA IOH = -6 mA IOH = -12 mA IOH = -18 mA VOL LOW Level Output Voltage IOL = 100 µA IOL = 12 mA IOL = 18 mA II II(HOLD) II(OD) IOZ IOFF ICC Input Leakage Current Bushold Input Minimum Drive Hold Current Bushold Input Over-Drive Current to Change State 3-STATE Output Leakage Power-OFF Leakage Current Quiescent Supply Current Control Pins Data Pins 0 VI 3.6V VI = V CC or GND VIN = 0.7V VIN = 1.6V (Note 9) (Note 10) 0 VO 3.6V VI = V IH or VIL 0 (VO) 3.6V VI = V CC or GND VCC (VO) 3.6V (Note 11)
Note 9: An external driver must source at least the specified current to switch from LOW-to-HIGH. Note 10: An external driver must sink at least the specified current to switch from HIGH-to-LOW. Note 11: Outputs disabled or 3-STATE only.
Conditions
V CC (V) 2.3 - 2.7 2.3 - 2.7 2.3 - 2.7 2.3 2.3 2.3 2.3 - 2.7 2.3 2.3 2.3 - 2.7 2.3 - 2.7 2.3 2.3 2.7 2.7 2.3 - 2.7 0 2.3 - 2.7 2.3 - 2.7
Min 1 .6
M ax
Units V
0 .7 VCC - 0.2 2.0 1.8 1.7 0 .2 0 .4 0 .6 ±5.0 ±5.0 45 -45 300 -300 ±10 10 20 ±20
V V V V V V V V µA µA µA µA µA µA µA µA
DC Electrical Characteristics (1.65V VCC < 2.3V)
Symbol VIH VIL VOH VOL II II(HOLD) II(OD) IOZ IOFF ICC Parameter HIGH Level Input Voltage LOW Level Input Voltage HIGH Level Output Voltage LOW Level Output Voltage Input Leakage Current Bushold Input Minimum Drive Hold Current Bushold Input Over-Drive Current to Change State 3-STATE Output Leakage Power-OFF Leakage Current Quiescent Supply Current Control Pins Data Pins IOH = -100 µA IOH = -6 mA IOL = 100 µA IOL = 6 mA 0 VI 3.6V VI = V CC or GND VIN = 0.57V VIN = 1.07V (Note 12) (Note 13) 0 VO 3.6V VI = V IH or VIL 0 (VO) 3.6V VI = V CC or GND VCC (VO) 3.6V (Note 14)
Note 12: An external driver must source at least the specified current to switch from LOW-to-HIGH. Note 13: An external driver must sink at least the specified current to switch from HIGH-to-LOW. Note 14: Outputs disabled or 3-STATE only.
Conditions
VCC (V) 1.65 - 2.3 1.65 - 2.3 1.65 - 2.3 1.65 1.65 - 2.3 1.65 1.65 - 2.3 1.65 - 2.3 1.65 1.65 1.95 1.95 1.65 - 2.3 0 1.65 - 2.3 1.65 - 2.3
Min 0.65 × VCC
M ax
Units V
0.35 × V CC VCC - 0.2 1.25 0.2 0.3 ±5.0 ±5.0 25 -25 200 -200 ±10 10 20 ±20
V V V V V µA µA µA µA µA µA µA µA
5
www.fairchildsemi.com
|
|
