|DM7403 Quad 2-Input NAND Gates with Open-Collector Outputs
This device contains four independent gates each of which performs the logic NAND function. The open-collector outputs require external pull-up resistors for proper logical operation.
N1 (IOH) = total maximum output high current for all outputs tied to pull-up resistor N2 (IIH) = total maximum input high current for all inputs tied to pull-up resistor N3 (IIL) = total maximum input low current for all inputs tied to pull-up resistor
Order Number DM7403N Package Number N14A Package Description 14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide
Supply Voltage Input Voltage Output Voltage Operating Free Air Temperature Range Storage Temperature Range to +150°C
Note 1: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.
Symbol VCC VIH VIL VOH IOL TA Parameter Supply Voltage HIGH Level Input Voltage LOW Level Input Voltage HIGH Level Output Voltage LOW Level Output Current Free Air Operating Temperature 0 Min Nom 5 Max 5.25 Units mA °C
over recommended operating free air temperature range (unless otherwise noted) Symbol VI ICEX VOL II IIH IIL ICCH ICCL Parameter Input Clamp Voltage HIGH Level Output Current LOW Level Output Voltage Input Current @ Max Input Voltage HIGH Level Input Current LOW Level Input Current Supply Current with Outputs HIGH Supply Current with Outputs LOW Conditions VCC = Min, -12 mA VCC = Min, = 5.5V VIL = Max VCC = Min, IOL = Max VIH = Min VCC = Max, = 5.5V VCC = Max, = 2.4V VCC = Max, = 0.4V VCC = Max VCC = Max 12 0.2 Min Typ (Note 2) Max Units µA mA
at VCC = 5V and = 25°C Symbol tPLH tPHL Parameter Propagation Delay Time LOW-to-HIGH Level Output Propagation Delay Time HIGH-to-LOW Level Output 4 k (tPLH) = 400 (tPHL) Conditions Min Max 45 15 Units ns
Physical Dimensions inches (millimeters) unless otherwise noted
14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide Package Number N14A
Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications. LIFE SUPPORT POLICY FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein: 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user. 2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness. www.fairchildsemi.com