Digchip : Database on electronics components
 
Member, Distributor  
Log In
Email:
Password:


Part: MB84VB2000

Category:
 Memory
   -> ROM
     -> EEPROM
       -> Parallel
             -> 8 Mb

Description: 8m ( X 8/x 16 ) Flash Memory & 8m ( X 8/x 16 ) Flash Memory

Company: Fujitsu Microelectronics, Inc.

Datasheet: Download MB84VB2000 datasheet     File size : 413 kB

Request For quote: Find where to buy MB84VB2000



Datasheet text preview:
FUJITSU SEMICONDUCTOR DATA SHEET
DS05-50102-2E
MCP (Multi-Chip Package) FLASH MEMORY
CMOS
8M (× 8/× 16) FLASH MEMORY & 8M (× 8/× 16) FLASH MEMORY
MB84VB2000-10/MB84VB2001-10
s FEATURES
· Contain 2 chips of MBM29LV800A, and each chip have separate CE. · Power supply voltage of 2.7 to 3.6 V · High performance 100 ns maximum access time · Operating Temperature ­40 to +85°C · Minimum 100,000 write/erase cycles · Sector erase architecture One 16 K byte, two 8 K bytes, one 32 K byte, and fifteen 64 K bytes × 2 chips Any combination of sectors can be concurrently erased. Also supports full chip erase. · Boot Code Sector Architecture MB84VB2000: Top sector MB84VB2001: Bottom sector · Embedded EraseTM Algorithms Automatically pre-programs and erases the chip or any sector · Embedded ProgramTM Algorithms Automatically writes and verifies data at specified address · Data Polling and Toggle Bit feature for detection of program or erase cycle completion · Ready/Busy output (RY/BY) Hardware method for detection of program or erase cycle completion · Automatic sleep mode When addresses remain stable, automatically switch themselves to low power mode. · Low VCC write inhibit 2.5 V · Erase Suspend/Resume Suspends the erase operation to allow a read data in another sector within the same device · Please refer to "MBM29LV800TA/BA" data sheet in detailed function
Embedded EraseTM and Embedded ProgramTM are trademarks of Advanced Micro Devices, Inc.
MB84VB2000-10/MB84VB2001-10
s BLOCK DIAGRAM
VCC VSS
A0 to A18 A-1 RESET CE1 BYTE 8 M bit Flash Memory
RY/BY
DQ0 to DQ15 VCC VSS
CE2
8 M bit Flash Memory
WE OE
2
MB84VB2000-10/MB84VB2001-10
s CONNECTION DIAGRAM
(Top View) A
6 5 4 3 2 1 N.C. A10 OE A11 A13 WE
B
VSS DQ5 DQ7 A8 A17 N.C.
C
DQ1 DQ2 DQ4 A5 CE2 A16
D
A1 A0 DQ0 DQ8 CE1 VSS
E
A2 A3 A6 DQ3 DQ10 DQ9
F
A4 A7 A18 DQ12 VCC DQ11
G
N.C. RY/BY RESET A12 DQ6 DQ13
H
A9 A14 A15 BYTE DQ15/A-1 DQ14
Table 1 MB84VB2000/MB84VB2001 Pin Configuration Pin A-1, A0 to A18 DQ0 to DQ15 CE1 CE2 OE WE RY/BY RESET BYTE N.C. VSS VCC F unction Address Inputs (Common) Data Inputs/Outputs (Common) Chip Enable 1 Chip Enable 2 Output Enable (Common) Write Enable (Common) Ready/Busy Outputs (Common) Hardware Reset Pin/Sector Protection Unlock (Common) Selects 8-bit or 16-bit mode (Common) No Internal Connection Device Ground (Common) Device Power Supply (Common) Input/ Output I I/O I I I I O I I -- Power Power
3


Others parts begin by mb