|
|
Part: GS9025A
Category:
Multimedia
-> Video
-> Transeivers
Description: Genlinx (tm) ii Serial Digital Receiver
Company: Gennum Corporation
Datasheet: Download GS9025A datasheet File size : 28 kB
Request For quote: Find where to buy GS9025A
Datasheet text preview:
*(1/,1; TM,, GS9025A
S er ial Digital Receiver
DATA SHEET FE ATURE S · SMPTE 259M compliant · operational to 540Mb/s · automatic cable equalization (typically greater than 350m of high quality cable at 270Mb/s) · adjustment-free operation · auto-rate selection (5 rates) with manual override · single external VCO resistor for operation with five input data rates · data rate indication output · serial data outputs muted and serial clock remains active when input data is lost · operation independent of SAV/EAV sync signals · signal strength indicator output · carrier detect with programmable threshold level · power savings mode (output serial clock disable) APP LI CATI O N S Cable equalization plus clock and data recovery for all high speed serial digital interface applications involving SMPTE 259M and other data standards. D E S C R I P TI O N The GS9025A provides automatic cable equalization and high performance clock and data recovery for serial digital signals. The GS9025A receives either single-ended or differential serial digital data and outputs differential clock and retimed data signals at PECL levels (800mV). The onboard cable equalizer provides up to 40dB of gain at 200MHz which typically results in equalization of greater than 350m of high quality cable at 270Mb/s. The GS9025A operates in either auto or manual data rate selection mode. In both modes, the GS9025A requires only one external resistor to set the VCO centre frequency and provides adjustment free operation. The GS9025A has dedicated pins to indicate signal strength/carrier detect, LOCK and data rate. Optional external resistors allow the carrier detect threshold level to be customized to the user's requirement. In addition, the GS9025A provides an 'Output Eye Monitor Test' (OEM_TEST) for diagnostic testing of signal integrity after equalization, prior to reslicing. The serial clock outputs can also be disabled to reduce power. The GS9025A operates from a single +5 or -5 volt supply. ORDERING O RDE RI N G INFORMATION
PART NUMBER PACKAGE TEMPERATURE
GS9025A
GS9025ACQM GS9025ACTM
44 pin MQFP Tray 44 pin MQFP Tape
0°C to 70°C 0°C to 70°C
A/D DDI DDI ANALOG DIGITAL MUX CARRIER DETECT PHASELOCK HARMONIC
COSC LOCK LOGIC MUTE SDO
SDI SDI
+ -
VARIABLE GAIN EQ STAGE
FREQUENCY ACQUISITION PHASE DETECTOR
SDO CLK_EN SCO SCO
OEM_TEST
EYE MONITOR DIVISION AUTO EQ CONTROL CHARGE PUMP 3 BIT COUNTER SMPTE AUTO/MAN SS0 SS1 SS2
+ AGC CAP CD_ADJ SSI/CD
VCO
DECODER
LF+ LFS LF-
CBG RVCO
B LO C K BLOCK DIAGRAM
Revision Date: May 2003 GENNUM CORPORATION P.O. Box 489, Stn. A, Burlington, Ontario, Canada L7R 3Y3 Tel. +1 (905) 632-2996 Fax. +1 (905) 632-5946 E-mail: info@gennum.com www.gennum.com Document No. 522 - 75 - 03
ABS O LUTE MAXIMUM RATINGS
PARAMETER VALUE
Supply Voltage (VS) Input Voltage Range (any input) Operating Temperature Range Storage Temperature Range Lead Temperature (soldering, 10 sec)
5.5V VCC + 0.5 to VEE - 0.5V 0°C TA 70°C
GS9025A
-65°C TS 150°C 260°C
DC DC ELECTRICAL CHARACTERISTICS
VCC = 5.0V, TA = 0° to 70°C unless otherwise stated, RLF = 1.8k, CLF1 = 15nF, CLF2 = 3.3pF
PARAMETER
CONDITION
MIN
TYPICAL
1
MAX
UNITS
NOTES
TEST LEVEL
Supply Voltage Supply Current CLK_EN = 0 CLK_EN = 1 SDI Common Mode Voltage DDI Common Mode Input Voltage Range DDI Differential Input Drive SSI/CD Output Current HIGH, 100m, 143Mb/s, OH=-10µA HIGH, 300m, 143Mb/s, OH=-10µA LOW, OL=1mA OEM_TEST Bias Potential A/D, AUTO/MAN, SMPTE, SS[2:0] Input Voltage CLK_EN Input Voltage RL=50 High Low High Low LOCK Output Low Voltage SS[2:0] Output Voltage
OL=500µA
4.75 VEE+(VDIFF/2) 200 -
5 115 125 2.4 0.4 to 4.6
5.25
V mA mA
3 9 3 3 2 3
VCC-(VDIFF/2) 2000 -
V V
800 4.2
mV V
3 3
-
3.7
-
2.0 2.5 4.4
0.4 4.75 0.25 4.8
0.8 0.8 0.8 0.4 -
V V V 5
1 3 3
V
3
V V
3
1 1
HIGH, OH=-180µA, Auto Mode LOW, OL=600µA, Auto Mode
-
0.3
0.4
2 of 18
GENNUM CORPORATION 522 - 75 - 03
DC ELECTRICAL CHARACTERISTICS (Continued)
VCC = 5.0V, TA = 0° to 70°C unless otherwise stated, RLF = 1.8k, CLF1 = 15nF, CLF2 = 3.3pF
PARAMETER
CONDITION
MIN
TYPICAL1
MAX
UNITS
NOTES
TEST LEVEL
SS[2:0] Input Voltage
HIGH, Manual Mode LOW, Manual Mode
2 -
26
0.8
V
3
GS9025A
CLK_EN Source Current
Low, VIL = 0V
55
µA
1
NOTES 1. TYPICAL - measured on EB9025A board. 2. VDIFF is the differential input signal swing. 3. LOCK is an open collector output and requires an external pull-up resistor. 4. Pins SS[2:0] are outputs in AUTO mode and inputs in MANUAL mode. 5. If OEM_TEST is permanently enabled, operating temperature range is limited from 0°C to 60°C inclusive.
TEST LEVELS 1. Production test at room temperature and nominal supply voltage with guardbands for supply and temperature ranges. 2. Production test at room temperature and nominal supply voltage with guardbands for supply and temperature ranges using correlated test. 3. Production test at room temperature and nominal supply voltage. 4. QA sample test. 5. Calculated result based on Level 1,2, or 3. 6. Not tested. Guaranteed by design simulations. 7. Not tested. Based on characterization of nominal parts. 8. Not tested. Based on existing design/characterization data of similar product. 9. Indirect test.
AC AC ELECTRICAL CHARACTERISTICS
VCC = 5.0V, VEE = 0V, TA = 0° to 70°C unless otherwise stated, RLF = 1.8k, CLF1 = 15nF, CLF2 = 3.3pF
PARAMETER
CONDITIONS
MIN
TYPICAL
1
MAX
UNITS
NOTES
TEST LEVEL
Serial Data Rate Maximum Equalizer Gain Additive Jitter [Pseudorandom (2
23
SDI @ 200MHz 270Mb/s, 300m (Belden 8281) 540Mb/s, 100m (Belden 8281)
143 -
40 300
540 -
Mb/s dB ps p-p 2, 8
3 6 9
-1)]
-
275
-
Intrinsic Jitter [Pseudorandom (2
23
270Mb/s -1)] 540Mb/s 270Mb/s 360Mb/s 540Mb/s
0.40 0.32 -
185 164 462 308 260 0.56 0.43 1 1 4 10
see Figure 12
ps p-p
2, 7
4
Intrinsic Jitter [Pathological (SDI checkfield)]
see Figure 13
ps p-p
2, 7
3
Input Jitter Tolerance
270Mb/s 540Mb/s
-
UI p-p
3, 7
9
Lock Time Synchronous Switch
tswitch 10 ms
µs ms ms ms
4
7
Lock Time Asynchronous Switch
Loop Bandwidth = 6MHz @ 540Mb/s
5
7
3 of 18
GENNUM CORPORATION 522 - 75 - 03
Others parts begin by gs
GS-1 GS-2 GS-3 GS-4 GS-5 GS-6 GS-7 GS-8 GS-9 GS-10 GS-11 GS-12 GS-13 GS-14 GS-15 GS-16 GS-17 GS-18 GS-19 GS-20 GS-21 GS-22 GS-23 GS-24 GS-25 GS-26 GS-27 GS-28 GS-29
|
|
|
