Details, datasheet, quote on part number: GM71VS16403CJ/CLJ-7
CategoryMemory => DRAM => EDO/FPM DRAM => 16 Mb
CompanyHynix Semiconductor
DatasheetDownload GM71VS16403CJ/CLJ-7 datasheet


Features, Applications


The GM71V(S)16403C/CL is the new generation dynamic RAM organized 4,194,304 words x 4 bit. GM71V(S)16403C/CL has realized higher density, higher performance and various functions by utilizing advanced CMOS process technology. The GM71V(S)16403C/CL offers Extended Data Out (EDO) Page Mode as a high speed access mode. Multiplexed address inputs permit the to be packaged in a standard 300 mil 24(26) pin SOJ, and a standard 300 mil 24(26) pin plastic TSOP II. The package size provides high system bit densities and is compatible with widely available automated testing and insertion equipment. System oriented features include single power supply 3.3V 0.3V tolerance, direct interfacing capability with high performance logic families such as Schottky TTL.


* 4,194,304 Words x 4 Bit Organization * Extended Data Out Mode Capability * Single Power Supply 0.3V) * Fast Access Time & Cycle Time

* Low Power Active : 324/288/252mW (MAX) Standby : 7.2mW (CMOS level : MAX) : 0.36mW (L-version : MAX) * RAS Only Refresh, CAS before RAS Refresh, Hidden Refresh Capability * All inputs and outputs TTL Compatible * 4096 Refresh * 4096 Refresh Cycles/128ms (L-version) * Self Refresh Operation (L-version) * Battery Backup Operation (L-version) * Test Function : 16bit parallel test mode

Address Inputs Refresh Address Inputs Data Input/Data Output Row Address Strobe Column Address Strobe

Read/Write Enable Output Enable Power (+3.3V) Ground No Connection

Ambient Temperature under Bias Storage Temperature Voltage on any Pin Relative to VSS Supply Voltage Relative to VSS Short Circuit Output Current Power Dissipation

Supply Voltage Input High Voltage Input Low Voltage

Output Level Output "H" Level Voltage (IOUT = -2mA) Output Level Output "L" Level Voltage (IOUT = 2mA) Operating Current Average Power Supply Operating Current (RAS, CAS Cycling : tRC = tRC min) Standby Current (TTL) Power Supply Standby Current (RAS, CAS = VIH, DOUT = High-Z) RAS Only Refresh Current Average Power Supply Current RAS Only Refresh Mode (tRC = tRC min) EDO Page Mode Current Average Power Supply Current EDO Page Mode (tHPC = tHPC min) Standby Current (CMOS) Power Supply Standby Current (RAS, CAS VCC - 0.2V, DOUT = High-Z) CAS-before-RAS Refresh Current (tRC = tRC min) 60ns 70ns

Battery Backup Operating Current(Standby with CBR Refresh) (CBR refresh, tRC = 31.3us, tRAS 0.3us, DOUT = High-Z, CMOS interface) Standby Current RAS = VIH CAS = VIL DOUT = Enable Self-Refresh Mode Current (RAS, CAS<=0.2V, DOUT=High-Z, CMOS interface) Input Leakage Current Any Input (0V<=VIN<= 4.6V) Output Leakage Current (DOUT is Disabled, 0V<=VOUT<= 4.6V)

Note: 1. ICC depends on output load condition when the device is selected. ICC(max) is specified at the output open condition. 2. Address can be changed once or less while RAS = VIL. 3. Address can be changed once or less while CAS = VIH. 4. CAS L (<=0.2) while RAS (<=0.2). 5. L-version.


Related products with the same datasheet
Some Part number from the same manufacture Hynix Semiconductor

GM71V16403C :

HY5V26CL/SF-P : 4 Banks X 2M X 16bits Synchronous DRAM

HY62LF16804B : Super Low Power Slow SRAM 512Kx16bit Full CMOS SRAM

HYM71V8M655HCLTU6-P : ->SO DIMM 8Mx64 Bits PC100 Sdram so Dimm Based on 8Mx16 Sdram With Lvttl, 4 Banks & 4K Refresh

HYMA6V16733E14HGTG-6 : 16Mx72 Buffered Edo DRAM Dimm

HYMD132G725AL8M-L : 256 MB 32M X 72 Bits Low Profile Registered DDR Sdram Dimm

HYMD264M726AL8-M : 512 MB

HYMD525G726LS4-K : 2 GB

HYMD564G726L8M-K : 512 MB 64Mx72 Bits Low Profile Registered DDR Sdram Dimm

HY27LF161G2M-TMB : 1gbit (128mx8bit / 64mx16bit) NAND Flash Memory

HMS9XC7132_01 : 8-bit Single-chip Monitor Microcontrollers

0-C     D-L     M-R     S-Z