Details, datasheet, quote on part number: HYM71V8M635BLT6-H
CategoryMemory => DRAM => SDR SDRAM => Modules => 64 MB => ->SO DIMM
Title->SO DIMM
CompanyHynix Semiconductor
DatasheetDownload HYM71V8M635BLT6-H datasheet


Features, Applications
based on 8Mx16 SDRAM with LVTTL, 4 banks & 4K Refresh

The Hynix HYM71V8M635B(L)T6 Series are 8Mx64bits Synchronous DRAM Modules. The modules are composed of four 8Mx16bits CMOS Synchronous DRAMs 400mil 54pin TSOP-II package, one 2Kbit EEPROM in 8pin TSSOP package a 144pin glass-epoxy printed circuit board. Two 0.33uF and one 0.1uF decoupling capacitors per each SDRAM are mounted on the PCB. The Hynix HYM71V8M635B(L)T6 Series are Dual In-line Memory Modules suitable for easy interchange and addition of 64Mbytes memory. The Hynix HYM71V8M635B(L)T6 Series are fully synchronous operation referenced to the positive edge of the clock. All inputs and outputs are synchronized with the rising edge of the clock input. The data paths are internally pipelined to achieve very high bandwidth.


PC133/PC100MHz support 144pin SDRAM SO DIMM Serial Presence Detect with EEPROM 1.00" (25.40mm) Height PCB with double sided components Single 3.30.3V power supply All device pins are compatible with LVTTL interface or 8 for Interleave Burst Data mask function by DQM Programmable CAS Latency 2, 3 Clocks SDRAM internal banks : four banks Module bank : one physical bank Auto refresh and self refresh 4096 refresh cycles / 64ms Programmable Burst Length and Burst Type 8 or Full page for Sequential Burst

This document is a general product description and is subject to change without notice. Hynix semiconductor Inc. does not assume any responsibility for use of circuits described. No patent licenses are implied. Rev. 01 2

PIN ~ A11 /RAS, /CAS, /WE ~ DQ63 VCC VSS SCL SDA WP NC PIN NAME Clock Inputs Clock Enable Chip Select SDRAM Bank Address Row Address Strobe, Column Address Strobe, Write Enable Data Input/Output Mask Data Input/Output Power Supply (3.3V) Ground SPD Clock Input SPD Data Input/Output SPD Address Input Write Protect for SPD No Connection DESCRIPTION The system clock input. All other inputs are registered to the SDRAM on the rising edge of CLK Controls internal clock signal and when deactivated, the SDRAM will be one of the states among power down, suspend or self refresh Enables or disables all inputs except CK, CKE and DQM Selects bank to be activated during /RAS activity Selects bank to be read/written during /CAS activity Row Address ~ RA11, Column Address ~ CA8 Auto-precharge flag : A10 /RAS, /CAS and /WE define the operation Refer function truth table for details Controls output buffers in read mode and masks input data in write mode Multiplexed data input / output pin Power supply for internal circuits and input buffers Ground Serial Presence Detect Clock input Serial Presence Detect Data input/output Serial Presence Detect Address Input Write Protect for Serial Presence Detect on DIMM No connection

Note * CK1 are connected with termination R/C (Refer to the Block Diagram)


Related products with the same datasheet
Some Part number from the same manufacture Hynix Semiconductor
HYM71V8M655ALT6 8Mx64 Bits PC100 Sdram so Dimm Based on 8Mx16 Sdram With Lvttl, 4 Banks & 4K Refresh
HYM71V8M655ALTU6-P 8Mx64 Bits PC100 Sdram so Dimm Based on 8Mx16 Sdram With Lvttl, 4 Banks & 4K Refresh
HYM71V8M655AT6 8Mx64 Bits PC100 Sdram so Dimm Based on 8Mx16 Sdram With Lvttl, 4 Banks & 4K Refresh
HYM71V8M655HCLT6 8Mx64 Bits PC100 Sdram so Dimm Based on 8Mx16 Sdram With Lvttl, 4 Banks & 4K Refresh
HYM71V8M655HCLT6-P 8Mx64 Bits PC100 Sdram so Dimm Based on 8Mx16 Sdram With Lvttl, 4 Banks & 4K Refresh
HYM71V8M655HCLTU6 8Mx64 Bits PC100 Sdram so Dimm Based on 8Mx16 Sdram With Lvttl, 4 Banks & 4K Refresh

HY628100BLT1 : 128Kx8bit CMOS SRAM

HY62UT08081E-DT85C : 32Kx8bit CMOS SRAM

HYM71V16755ALT8M-8 : ->Unbuffered DIMM

HYM71V32655HCLT8-8 : ->Unbuffered DIMM

HYM76V8735HGLT8-H : ->Unbuffered DIMM

HYMD512G726A8 : 1 GB

HYMD564646A8J-D43 : 512 MB

HY57V643220DT-7 : 4 Banks x 2M x 8Bit Synchronous DRAM

HY29F400ABT-90I : 4 Megabit (512kx8/256kx16) 5 Volt-only Flash Memory

HY53C256S : 256K x 1-bit CMOS DRAM

HY27UF081G2M : 1gbit (128mx8bit / 64mx16bit) NAND Flash Memory

HY5V22LFP-5 : 4 Banks x 1M x 32bit Synchronous DRAM

Same catergory

24LC65 : I2C->64K to 512K. . Voltage operating range: 6.0V - Peak write current 6.0V - Maximum read current 6.0V - Standby current 1 A typical Industry standard two wire bus protocol I2CTM compatible 8 byte page, or byte modes available 2 ms typical write cycle time, byte or page 64-byte input cache for fast write loads to 8 devices may be connected to the same bus for to 512K.

AS7C1024 : 5V Fast Asynchronous, 1M, 128Kx8. AS7C1024 (5V version) AS7C31024 (3.3V version) Industrial and commercial temperatures Organization: 131,072 words 8 bits High speed 12/15/20 ns address access time 7,8 ns output enable access time Easy memory expansion with CE2, OE inputs TTL/LVTTL-compatible, three-state I/O 32-pin JEDEC standard packages Maximum address access time Maximum output.

DP3ED32MX8RY5 : EDO. 32mx8 CMOS 3.3v Edo DRAM. : The M-Densus series is a family of interchangeable memory modules. The 64 Megabit DRAM is a member of this family which utilizes the new and innovative space saving TSOP stacking technology. The module is constructed with four 8 Meg x 8 EDO, 3.3 Volt DRAM's available a 128 Megabit compatible pin-out. The 64 Megabit based M-Densus modules have been.

HYS64V32220GDL-7-D : 128MB - 512MB, 144pin. 144 Pin Eight Byte Small Outline Dual-In-Line Synchronous DRAM Modules for PC100 and PC133 notebook applications One bank 64 (128MByte) and two banks 64 (256 MByte) non-parity module organisation Performance: PC133 2-2-2 fCK tAC Clock frequency (max.) Clock access time 100 6 Units MHz ns Single 0.3V ) power supply Programmable CAS Latency, Burst Length.

IDT7281 : CMOS Dual Asynchronous Fifo Dual 256 X 9, Dual 512 X 9, Dual 1024 X 9.

K7I323684M : DDR II(CIO/SIO). = K7I323684M 1Mx36-bit, 2Mx18-bit, 4Mx8-bit Ddrii Cio b4 SRAM ;; Organization = 1Mx36 ;; VDD(V) = 1.8 ;; Access Time-tCD(ns) = 0.45,0.45,0.50 ;; Cycle Time(MHz) = 250,200,167 ;; I/o Voltage(V) = 1.5,1.8 ;; Package = 165FBGA ;; Production Status = Engineer Sample ;; Comments = CIO-4B.

KM44V16004BS : Buffered DIMM. = KMM372F3280BS1 32Mx72 DRAM Dimm With Ecc Using 16Mx4,4K&8K Refresh,3.3V ;; Density(MB) = - ;; Organization = 32Mx72 ;; Mode = Edo ;; Refresh = 8K/64ms ;; Speed(ns) = 50,60 ;; #of Pin = 168 ;; Component Composition = (16Mx4)x36+Drive ICx2 ;; Production Status = Eol ;; Comments = Ecc.

KMM466S824CT2 : SODIMM. = KMM466S824CT2 8Mx64 Sdram Sodimm Based on 4Mx16, 4Banks, 4K Refresh, 3.3V Synchronous DRAMs With SPD ;; Density(MB) = 64 ;; Organization = 8Mx64 ;; Bank/ Interface = 4B/LVTTL ;; Refresh = 4K/64ms ;; Speed = 10 ;; #of Pin = 144 ;; Power = L ;; Component Composition = (8Mx8)x8+EEPROM ;; Production Status = Eol ;; Comments = PC66.

KMM53216004CK : SIMM. = KMM53216004CK 16MBx32 DRAM Simm Using 16MBx4, 4KB Refresh, 5V ;; Density(MB) = 64 ;; Organization = 16Mx32 ;; Mode = Edo ;; Refresh = 4K/64ms ;; Speed(ns) = 50,60 ;; #of Pin = 72 ;; Component Composition = (16Mx4)x8 ;; Production Status = Eol ;; Comments = -.

M374S1623DTL : Unbuffered DIMM. = M374S1623DTL 16M X 72 Sdram Dimm With Ecc Based on 8M X 8, 4Banks, 4K Refresh, 3.3V Synchronous DRAMs With SPD ;; Density(MB) = 128 ;; Organization = 16Mx72 ;; Bank/ Interface = 4B/LVTTL ;; Refresh = 4K/64ms ;; Speed = 10 ;; #of Pin = 168 ;; Power = C ;; Component Composition = (8Mx8)x18+EEPROM ;; Production Status = Eol ;; Comments.

MB84VB2001 : 8 Mb. 8m ( X 8/x 16 ) Flash Memory & 8m ( X 8/x 16 ) Flash Memory. Contain 2 chips of MBM29LV800A, and each chip have separate CE. Power supply voltage 3.6 V High performance 100 ns maximum access time Operating Temperature to +85C Minimum 100,000 write/erase cycles Sector erase architecture One 16 K byte, two 8 K bytes, one 32 K byte, and fifteen 64 K bytes 2 chips Any combination of sectors can be concurrently.

MBM29F016A : CMOS Flash 16m: 2mx8. Single 5.0 V read, write, and erase Minimizes system level power requirements Compatible with JEDEC-standard commands Pinout and software compatible with single-power supply Flash Superior inadvertent write protection 48-pin TSOP(I) (Package Suffix: PFTN-Normal Bend Type, PFTR-Reverse Bend Type) Minimum 100,000 write/erase cycles High performance 70 ns maximum.

MS81V10160 : DRAMs and ASMs->Field DRAM. 640K X 16 Fifo Memory. The a 10Mb FIFO (First-In First-Out) memory designed for 16-bit high-speed asynchronous read/write operation. The MS81V10160 is best suited for a field memory for digital TVs or LCD panels which require high-speed, large memory , and is not designed for high end use in professional graphics systems, which require long term picture storage and data.

NT512D64S8HABG-6 : 184 pin Unbuffered DIMM. 64M X 64, DS, 2.5V, 32 X 8, (16), 2, PC2700. 64 PC2700 Unbuffered DIMM 184pin Two Bank Unbuffered DDR SDRAM MODULE Based DDR333 64Mx8 SDRAM 184-Pin Unbuffered 8-Byte Dual In-Line Memory Module 64Mx64 Double Data Rate (DDR) SDRAM DIMM Performance: PC2700 Speed Sort DIMM CAS Latency f CK Clock Frequency t CK Clock Cycle f DQ Burst Frequency MHz ns MHz Unit DRAM DLL aligns DQ and DQS transitions.

V53C516165A : Asynchronous->5V EDO. 5v 1mx16 Edo Page Mode CMOS Dynamic RAM. Max. RAS Access Time, (tRAC) Max. Column Address Access Time, (tCAA) Min. Extended Data Out Page Mode Cycle Time, (tPC) Min. Read/Write Cycle Time, (tRC) x 16-bit organization s EDO Page Mode for a sustained data rate of 50 MHz s RAS access time: ns s Dual CAS Inputs s Low power dissipation s Read-Modify-Write, RAS-Only Refresh, CAS-Before-RAS Refresh,.

BR24G01-3AGT : I2C/2-WIRE SERIAL EEPROM. s: Memory Category: PROM, EEPROM. High Reliability Series Serial EEPROM Series BR24G1M-3A :BR24G01/02/04/08/16/32/64/512/1M-3A are model, the matters are target all s because of the model under development. ROHM's series of serial EEPROMs represent the highest level of reliability on the market. A double cell structure provides a failsafe method of data reliability, while a double reset.

GS8640E18GT-167 : 4M X 18 CACHE SRAM, 8 ns, PQFP100. s: Memory Category: SRAM Chip ; Density: 75497 kbits ; Number of Words: 4000 k ; Bits per Word: 18 bits ; Package Type: TQFP, ROHS COMPLIANT, TQFP-100 ; Pins: 100 ; Supply Voltage: 2.5V ; Access Time: 8 ns ; Operating Temperature: 0 to 70 C (32 to 158 F).

LH28F800BVB-BTL90 : 1M X 8 FLASH 2.7V PROM, 90 ns, PBGA48. s: Memory Category: Flash, PROM ; Density: 8389 kbits ; Number of Words: 1000 k ; Bits per Word: 8 bits ; Package Type: CSP, 8 X 8 MM, PLASTIC, CSP, FBGA-48 ; Pins: 48 ; Logic Family: CMOS ; Access Time: 90 ns ; Operating Temperature: 0 to 70 C (32 to 158 F).

WE128K32-120G2TC : 128K X 32 EEPROM 5V MODULE, 120 ns, CQFP68. s: Density: 4194 kbits ; Number of Words: 128 k ; Bits per Word: 32 bits ; Bus Type: Parallel ; Production Status: Full Production ; Access Time: 120 ns ; Logic Family: CMOS ; Supply Voltage: 5V ; Package Type: 22.40 X 22.40 MM, 4.57 MM HEIGHT, CERAMIC, QFP-68, QFP ; Pins: 68 ; Operating Range: Commercial.

723623L12PF8 : 256 X 36 OTHER FIFO, 8 ns, PQFP128. s: Memory Category: FIFO ; Density: 9 kbits ; Number of Words: 256 k ; Bits per Word: 36 bits ; Package Type: TQFP, TQFP-128 ; Pins: 128 ; Logic Family: CMOS ; Supply Voltage: 5V ; Access Time: 8 ns ; Cycle Time: 12 ns ; Operating Temperature: 0 to 70 C (32 to 158 F).

0-C     D-L     M-R     S-Z