|Category||Memory => DRAM => SDR SDRAM => Modules => 64 MB => ->SO DIMM|
|Datasheet||Download HYM71V8M635HCLT6-H datasheet
|based on 8Mx16 SDRAM with LVTTL, 4 banks & 4K Refresh
The Hynix HYM71V8M635HC(L)T6 Series are 8Mx64bits Synchronous DRAM Modules. The modules are composed of four 8Mx16bits CMOS Synchronous DRAMs 400mil 54pin TSOP-II package, one 2Kbit EEPROM in 8pin TSSOP package a 144pin glass-epoxy printed circuit board. Two 0.33uF and one 0.1uF decoupling capacitors per each SDRAM are mounted on the PCB. The Hynix HYM71V8M635HC(L)T6 Series are Dual In-line Memory Modules suitable for easy interchange and addition of 64Mbytes memory. The Hynix HYM71V8M635HC(L)T6 Series are fully synchronous operation referenced to the positive edge of the clock. All inputs and outputs are synchronized with the rising edge of the clock input. The data paths are internally pipelined to achieve very high bandwidth.FEATURES
PC133/PC100MHz support 144pin SDRAM SO DIMM Serial Presence Detect with EEPROM 1.00" (25.40mm) Height PCB with double sided components Single 3.3±0.3V power supply All device pins are compatible with LVTTL interface or 8 for Interleave Burst Data mask function by DQM Programmable CAS Latency 2, 3 Clocks SDRAM internal banks : four banks Module bank : one physical bank Auto refresh and self refresh 4096 refresh cycles / 64ms Programmable Burst Length and Burst Type 8 or Full page for Sequential Burst
This document is a general product description and is subject to change without notice. Hynix Semiconductor Inc. does not assume any responsibility for use of circuits described. No patent licenses are implied. Rev. 01 2
PIN ~ A11 /RAS, /CAS, /WE ~ DQ63 VCC VSS SCL SDA WP NC PIN NAME Clock Inputs Clock Enable Chip Select SDRAM Bank Address Row Address Strobe, Column Address Strobe, Write Enable Data Input/Output Mask Data Input/Output Power Supply (3.3V) Ground SPD Clock Input SPD Data Input/Output SPD Address Input Write Protect for SPD No Connection DESCRIPTION The system clock input. All other inputs are registered to the SDRAM on the rising edge of CLK Controls internal clock signal and when deactivated, the SDRAM will be one of the states among power down, suspend or self refresh Enables or disables all inputs except CK, CKE and DQM Selects bank to be activated during /RAS activity Selects bank to be read/written during /CAS activity Row Address ~ RA11, Column Address ~ CA8 Auto-precharge flag : A10 /RAS, /CAS and /WE define the operation Refer function truth table for details Controls output buffers in read mode and masks input data in write mode Multiplexed data input / output pin Power supply for internal circuits and input buffers Ground Serial Presence Detect Clock input Serial Presence Detect Data input/output Serial Presence Detect Address Input Write Protect for Serial Presence Detect on DIMM No connectionNote * CK1 are connected with termination R/C (Refer to the Block Diagram)
|Related products with the same datasheet|
|Some Part number from the same manufacture Hynix Semiconductor|
|HYM71V8M655ALT6 8Mx64 Bits PC100 Sdram so Dimm Based on 8Mx16 Sdram With Lvttl, 4 Banks & 4K Refresh|
|HYM71V8M655ALTU6-P 8Mx64 Bits PC100 Sdram so Dimm Based on 8Mx16 Sdram With Lvttl, 4 Banks & 4K Refresh|
|HYM71V8M655AT6 8Mx64 Bits PC100 Sdram so Dimm Based on 8Mx16 Sdram With Lvttl, 4 Banks & 4K Refresh|
|HYM71V8M655HCLT6 8Mx64 Bits PC100 Sdram so Dimm Based on 8Mx16 Sdram With Lvttl, 4 Banks & 4K Refresh|
|HYM71V8M655HCLT6-P 8Mx64 Bits PC100 Sdram so Dimm Based on 8Mx16 Sdram With Lvttl, 4 Banks & 4K Refresh|
|HYM71V8M655HCLTU6 8Mx64 Bits PC100 Sdram so Dimm Based on 8Mx16 Sdram With Lvttl, 4 Banks & 4K Refresh|
|HYM71V8M655HCTU6 8Mx64 Bits PC100 Sdram so Dimm Based on 8Mx16 Sdram With Lvttl, 4 Banks & 4K Refresh|
GM76V256CLLET : 32Kx8bit CMOS SRAM
HY5V58BF-H : 4 Banks X 8M X 8Bit Synchronous DRAM
HY62CT08081E-DT85E : 32Kx8bit CMOS SRAM
HYM71V16735BT8-K : ->Unbuffered DIMM
HY5DU56822EFP-D43 : 256mb DDR Sdram
HY27UF081G2M-TPCP : 1gbit (128mx8bit / 64mx16bit) NAND Flash Memory
24LCS21 : I2C->128 to 1K. The 24LCS21 is a 128 X 8-bit Dual-mode Serial Electrically Erasable Prom Designed to Meet The Plug-and-play Requirements of Today’s Advanced Monitors.
CY62157CV18LL-55BAI : Micropower Asynchronous SRAMs. High Speed 55 ns and 70 ns availability Low voltage range: CY62157CV18: 1.65V1.95V Ultra-low active power Typical Active Current: 0.5 mA MHz Typical Active Current: f = fmax (70 ns speed) Low standby power Easy memory expansion with CE1, CE2 and OE Automatic power-down when deselected CMOS for optimum speed/power The device can also be put into standby.
DS1210 : Nonvolatile Controller Chip. Converts CMOS RAMs into nonvolatile memories Unconditionally write protects when VCC is out of tolerance Automatically switches to battery when power-fail occurs Space saving 8-pin DIP Consumes less than nA of battery current Tests battery condition on power up Provides for redundant batteries Optional or 10% power-fail detection Low forward voltage.
EDI2CG272128V : Modules->SSRAM->SSRAM Modules. Organization = 2x128Kx72 ;; Speed (ns) = 9-12 ;; Volt = 3.3 ;; Package = 144 So-dimm ;; Temp = C ;;.
EDI7F2328XDNSN : Flash Modules. Organization = 2x8Mx32 ;; Speed (ns) = 120-150 ;; Volt = 3.3 ;; Package = SIMM-80 ;; Temp = ;;.
GM71C17803C : . The GM71C(S)17803C/CL is the new generation dynamic RAM organized x 8 bit. GM71C(S)17803C/CL has realized higher density, higher performance and various functions by utilizing advanced CMOS process technology. The GM71C(S)17803C/CL offers Extended Data out(EDO) Page Mode as a high speed access mode. Multiplexed address inputs permit the to be packaged.
K4E660412E-T : Buffered DIMM. = M372F3280ET1 32Mx72 DRAM Dimm With Ecc Using 16Mx4,4K&8KRefresh,3.3V ;; Density(MB) = 256 ;; Organization = 32Mx72 ;; Mode = Edo ;; Refresh = 8K ;; Speed(ns) = C50,C60 ;; #of Pin = 168 ;; Component Composition = (16Mx4)x36+EEPROM ;; Production Status = Eol ;; Comments = -.
KMM5324004CSWG : SIMM. = KMM5324004CSWG 4MBx32 DRAM Simm Using 4MBx16, 4KB Refresh, 5V ;; Density(MB) = 16 ;; Organization = 4Mx32 ;; Mode = Edo ;; Refresh = 4K/64ms ;; Speed(ns) = 50,60 ;; #of Pin = 72 ;; Component Composition = (4Mx16)x2 ;; Production Status = Eol ;; Comments = -.
M53211600CJ0 : SIMM. = M53211600CJ0 16MB X 32 DRAM Simm Using 16MB X 4, 4KB Refresh, 5V ;; Density(MB) = 64 ;; Organization = 16Mx32 ;; Mode = Fast Page ;; Refresh = 4K/64ms ;; Speed(ns) = 50,60 ;; #of Pin = 72 ;; Component Composition = (16Mx4)x8 ;; Production Status = Eol ;; Comments = -.
M53230410DB0 : SIMM. = M53230410DW0 4M X 32 DRAM Simm Using 4M X 4, 4K/2K Refresh, 5V ;; Density(MB) = 16 ;; Organization = 4Mx32 ;; Mode = Edo ;; Refresh = 2K/32ms ;; Speed(ns) = 50,60 ;; #of Pin = 72 ;; Component Composition = (4Mx4)x8 ;; Production Status = Eol ;; Comments = Solder.
MS81V06160 : DRAMs and ASMs->Field DRAM. 392K X 16 Fifo Memory. The a 6Mb FIFO (First-In First-Out) memory designed for × 16-bit high-speed asynchronous read/write operation. The MS81V06160 is best suited for a field memory for digital TVs or LCD panels which require high-speed, large memory , and is not designed for high end use in professional graphics systems, which require long term picture storage and data.
TC554001ASeries : 524,288 Words X 8-bit SRAM.
IS41C85125A : 512K x 8 (4-MBIT) DYNAMIC RAM WITH FAST PAGE MODE The ISSI IS41C85125A and IS41LV85125A are 512,288 x 8- bit high-performance CMOS Dynamic Random Access Memories. Fast Page Mode allows 1024 random accesses within a single row with access cycle time as short as 12 ns per 8-bit word..
KAL00B00BM-FGVV0 : SPECIALTY MEMORY CIRCUIT, PBGA127. s: Density: 268435 kbits ; Number of Words: 16000 k ; Bits per Word: 16 bits ; Package Type: 10.50 X 12 MM, 0.80 MM PITCH, FBGA-127 ; Pins: 127 ; Logic Family: CMOS ; Supply Voltage: 1.8V ; Operating Temperature: -25 to 85 C (-13 to 185 F).
MT55L128L18F1F-10 : 128K X 18 ZBT SRAM, 7.5 ns, PBGA165. s: Memory Category: SRAM Chip ; Density: 2359 kbits ; Number of Words: 128 k ; Bits per Word: 18 bits ; Package Type: FBGA-165 ; Pins: 165 ; Logic Family: CMOS ; Supply Voltage: 3.3V ; Access Time: 7.5 ns ; Operating Temperature: 0 to 70 C (32 to 158 F).
W3EG264M64EFSU262D4-M : 128M X 64 DDR DRAM MODULE, 0.75 ns, DMA200. s: Memory Category: DRAM Chip ; Density: 8589935 kbits ; Number of Words: 128000 k ; Bits per Word: 64 bits ; Package Type: SO-DIMM-200 ; Pins: 200 ; Supply Voltage: 2.5V ; Access Time: 0.7500 ns ; Operating Temperature: 0 to 70 C (32 to 158 F).