Details, datasheet, quote on part number: HYM71V8M655ALTU6-8
CategoryMemory => DRAM => SDR SDRAM => Modules => 64 MB => ->SO DIMM
Title->SO DIMM
CompanyHynix Semiconductor
DatasheetDownload HYM71V8M655ALTU6-8 datasheet


Features, Applications
based on 8Mx16 SDRAM with LVTTL, 4 banks & 4K Refresh

The Hynix HYM71V8M655ATU6 Series are 8Mx64bits Synchronous DRAM Modules. The modules are composed of four 8Mx16bits CMOS Synchronous DRAMs 400mil 54pin TSOP-II package, one 2Kbit EEPROM in 8pin TSSOP package a 144pin glass-epoxy printed circuit board. Two 0.33uF and one 0.1uF decoupling capacitors per each SDRAM are mounted on the PCB. The Hynix HYM71V8M655ATU6 Series are Dual In-line Memory Modules suitable for easy interchange and addition of 64Mbytes memory. The Hynix HYM71V8M655ATU6 Series are fully synchronous operation referenced to the positive edge of the clock. All inputs and outputs are synchronized with the rising edge of the clock input. The data paths are internally pipelined to achieve very high bandwidth.


PC100MHz support 144pin SDRAM Micro SO DIMM Serial Presence Detect with EEPROM 1.18" (30.00mm) Height PCB with double sided components Single 3.30.3V power supply All device pins are compatible with LVTTL interface or 8 for Interleave Burst Data mask function by DQM Programmable CAS Latency 2, 3 Clocks SDRAM internal banks : four banks Module bank : one physical bank Auto refresh and self refresh 4096 refresh cycles / 64ms Programmable Burst Length and Burst Type 8 or Full page for Sequential Burst

This document is a general product description and is subject to change without notice. Hynix Semiconductor Inc. does not assume any responsibility for use of circuits described. No patent licenses are implied. Rev. 01 2

PIN ~ A11 /RAS, /CAS, /WE ~ DQ63 VCC VSS SCL SDA NC PIN NAME Clock Inputs Clock Enable Chip Select SDRAM Bank Address Row Address Strobe, Column Address Strobe, Write Enable Data Input/Output Mask Data Input/Output Power Supply (3.3V) Ground SPD Clock Input SPD Data Input/Output No Connection DESCRIPTION The system clock input. All other inputs are registered to the SDRAM on the rising edge of CLK Controls internal clock signal and when deactivated, the SDRAM will be one of the states among power down, suspend or self refresh Enables or disables all inputs except CK, CKE and DQM Selects bank to be activated during /RAS activity Selects bank to be read/written during /CAS activity Row Address ~ RA11, Column Address ~ CA8 Auto-precharge flag : A10 /RAS, /CAS and /WE define the operation Refer function truth table for details Controls output buffers in read mode and masks input data in write mode Multiplexed data input / output pin Power supply for internal circuits and input buffers Ground Serial Presence Detect Clock input Serial Presence Detect Data input/output No connection

Note * CK1 are connected with termination R/C (Refer to the Block Diagram)


Related products with the same datasheet
Some Part number from the same manufacture Hynix Semiconductor
HYM71V8M655ALTU6-P 8Mx64 Bits PC100 Sdram so Dimm Based on 8Mx16 Sdram With Lvttl, 4 Banks & 4K Refresh
HYM71V8M655AT6 8Mx64 Bits PC100 Sdram so Dimm Based on 8Mx16 Sdram With Lvttl, 4 Banks & 4K Refresh
HYM71V8M655HCLT6 8Mx64 Bits PC100 Sdram so Dimm Based on 8Mx16 Sdram With Lvttl, 4 Banks & 4K Refresh
HYM71V8M655HCLT6-P 8Mx64 Bits PC100 Sdram so Dimm Based on 8Mx16 Sdram With Lvttl, 4 Banks & 4K Refresh
HYM71V8M655HCLTU6 8Mx64 Bits PC100 Sdram so Dimm Based on 8Mx16 Sdram With Lvttl, 4 Banks & 4K Refresh
HYM71V8M655HCTU6 8Mx64 Bits PC100 Sdram so Dimm Based on 8Mx16 Sdram With Lvttl, 4 Banks & 4K Refresh
HYM72V12C736BLS4 128Mx72 Bits PC133 Sdram Registered Dimm With Pll, Based on 64Mx4 Sdram With Lvttl, 4 Banks & 8K Refresh

GL6551 : 10 V,companded

HY5DU281622T-X :

HYM71V16635HCLT8-H : ->Unbuffered DIMM

HYM71V16655AT6 : ->Unbuffered DIMM

HYM71V8655BT6 : ->Unbuffered DIMM

HY27UF161G2M-VPIS : 1gbit (128mx8bit / 64mx16bit) NAND Flash Memory

HY57V283220TP-5 : 4 Banks x 1M x 32bit Synchronous DRAM

HYMP532S64P6-C4 : 240pin DDR2 Sdram Unbuffered Dimms Based on 512 Mb 1st ver.

Same catergory

72V845 : 4K X 18 Dualsync Fifo, 3.3V. 3.3 VOLT CMOS DUAL SyncFIFOTM DUAL x 18, DUAL x 18, DUAL x 18, DUAL x 18 and DUAL x 18 The IDT72V805 is equivalent to two x 18 FIFOs The IDT72V815 is equivalent to two x 18 FIFOs The IDT72V825 is equivalent to two x 18 FIFOs The IDT72V835 is equivalent to two x 18 FIFOs The IDT72V845 is equivalent to two x 18 FIFOs Offers optimal combination of large.

BS616LV8012 : Very Low Power/voltage CMOS SRAM 512k X 16 Bit. Very low operation voltage : 2.4~5.5V Very low power consumption : Vcc = 3.0V C-grade: 20mA (Max.) operating current I-grade : 25mA (Max.) operating current 0.5uA (Typ.) CMOS standby current Vcc = 5.0V C-grade: 45mA (Max.) operating current I-grade : 50mA (Max.) operating current 3uA (Typ.) CMOS standby current High speed access time -70 70ns (Max.).

E28F200BX-B120 : 2-mbit ( 128k X 16, 256k X 8 ) Boot Block Flash Memory Family. x8 x16 Input Output Architecture 28F200BX-T 28F200BX-B For High Performance and High Integration 16-bit and 32-bit CPUs x8-only Input Output Architecture 28F002BX-T 28F002BX-B For Space Constrained 8-bit Applications Upgradeable to Intel's SmartVoltage Products Optimized High-Density Blocked Architecture One 16-KB Protected Boot Block Two 8-KB Parameter.

HM-65162 : 2K X 8 Asynchronous CMOS Static RAM. The is a CMOS x 8 Static Random Access Memory manufactured using the Intersil Advanced SAJI V process. The device utilizes asynchronous circuit design for fast cycle time and ease of use. The pinout is the JEDEC 24 pin DIP, and 32 pad 8-bit wide standard which allows easy memory board layouts flexible to accommodate a variety of industry standard PROMs,.

HYMD512G726A4M : 1 GB. Hynix HYMD512G726A(L)4M-M/K/H/L series is Low Profile registered 184-pin double data rate Synchronous DRAM Dual In-Line Memory Modules (DIMMs) which are organized as 128Mx72 high-speed memory arrays. Hynix HYMD512G726A(L)4M-M/K/H/L series consists of eighteen 128Mx4 DDR SDRAM in 400mil TSOP II packages a 184pin glass-epoxy substrate. Hynix HYMD512G726A(L)4M-M/K/H/L.

HYS64D64020GDL-7-A : 128MB-1GB, 200pin Small Outlines For Laptop. V 200-pin DDR Small Outline SDRAM Modules 512MB Modules & PC2700 Preliminary Datasheet Rev. 0.9 200-pin Unbuffered 8-Byte Dual-In-Line DDR-I SDRAM non-parity Small Outline Modules Two bank 64Mx64 organization JEDEC standard Double Data Rate Synchronous DRAMs (DDR-I SDRAM) Single 0.2 V) power supply Built with 512 Mbit DDR-I SDRAMs organised in 66-Lead.

KM616S2000 : = KM616S2000 128K X 16 Bit Low Power And Low Voltage CMOS Static RAM ;; Organization = 128Mx16 ;; Vcc(V) = 2.3~2.7 ;; Speed-tAA(ns) = 120,150 ;; Operating Temperature = i ;; Operating Current(mA) = 45 ;; Standby Current(uA) = 15 ;; Package = 44TSOP2 ;; Production Status = Eol ;; Comments = -.

M366S0424CTF : Unbuffered DIMM. = M366S0424CTF 4M X 64 Sdram Dimm Based on 4M X 16, 4Banks, 4K Refresh, 3.3V Synchronous DRAMs With SPD ;; Density(MB) = 32 ;; Organization = 4Mx64 ;; Bank/ Interface = 4B/LVTTL ;; Refresh = 4K/64ms ;; Speed = 10 ;; #of Pin = 168 ;; Power = C ;; Component Composition = (4Mx16)x4+EEPROM ;; Production Status = Eol ;; Comments = PC66.

M59DR016D100ZB1T : 16 Mbit 1mb X16, Dual Bank, Page 1.8v Supply Flash Memory. 16 Mbit (1Mb x16, Dual Bank, Page) 1.8V Supply Flash Memory SUPPLY VOLTAGE VDD = VDDQ to 2.2V for Program, Erase and Read VPP = 12V for fast Program (optional) ASYNCHRONOUS PAGE MODE READ Page Width: 4 words Page Access: 35ns Random Access: 100ns PROGRAMMING TIME 10s by Word typical Double Word Programming Option MEMORY BLOCKS Dual Bank.

MH8S72BAFD : 64mbyte Synchronous DRAM: 8mx72. Some of contents are subject to change without notice. The 8388608 - word x 72-bit Synchronous DRAM stacked structural module. This consist of nine industry standard x 8 Synchronous DRAMs in TSOP. The mounting of TSOP on a card edge dual in-line package provides any application where high densities and large of quantities memory are required. This is a socket-type.

V54C316162VA : High Performance 3.3v Sdram 2 Banksx512kbitx16: 1mx16. V54C316162VA HIGH PERFORMANCE 3.3 VOLT X 16 SYNCHRONOUS DRAM 2 BANKS X 16 CAS Latency = 3 System Frequency (fCK) Clock Cycle Time (tCK3) Clock Access Time (tAC3) s 2 banks x 16 organization s High speed data transfer rates to 125 MHz s Full Synchronous Dynamic RAM, with all signals referenced to clock rising edge s Single Pulsed RAS Interface s Dual.

AM27S21LMB : SPECIALTY MEMORY CIRCUIT, CQCC20. s: Density: 1 kbits ; Number of Words: 256 k ; Bits per Word: 4 bits ; Package Type: CERAMIC, LCC-20 ; Pins: 20 ; Supply Voltage: 5V ; Operating Temperature: -55 to 125 C (-67 to 257 F).

AS7C34096A-10BC : 512K X 8 STANDARD SRAM, 10 ns, PBGA48. s: Memory Category: SRAM Chip ; Density: 4194 kbits ; Number of Words: 512 k ; Bits per Word: 8 bits ; Package Type: 6 X 9 MM, FBGA-48 ; Pins: 48 ; Logic Family: CMOS ; Supply Voltage: 3.3V ; Access Time: 10 ns ; Operating Temperature: 0 to 70 C (32 to 158 F).

EDI7P48FLE210C15 : 24M X 16 FLASH 5V PROM CARD, 150 ns, XMA68. s: Memory Category: Flash, PROM ; Density: 402653 kbits ; Number of Words: 24000 k ; Bits per Word: 16 bits ; Pins: 68 ; Supply Voltage: 5V ; Access Time: 150 ns ; Operating Temperature: 0 to 70 C (32 to 158 F).

MCM63D736TQ83 : 128K X 36 DUAL-PORT SRAM, 6 ns, PQFP176. s: Memory Category: SRAM Chip ; Density: 4719 kbits ; Number of Words: 128 k ; Bits per Word: 36 bits ; Package Type: TQFP-176 ; Pins: 176 ; Supply Voltage: 3.3V ; Access Time: 6 ns ; Operating Temperature: 0 to 70 C (32 to 158 F).

WE128K32-120G2TC : 128K X 32 EEPROM 5V MODULE, 120 ns, CQFP68. s: Density: 4194 kbits ; Number of Words: 128 k ; Bits per Word: 32 bits ; Bus Type: Parallel ; Production Status: Full Production ; Access Time: 120 ns ; Logic Family: CMOS ; Supply Voltage: 5V ; Package Type: 22.40 X 22.40 MM, 4.57 MM HEIGHT, CERAMIC, QFP-68, QFP ; Pins: 68 ; Operating Range: Commercial.

0-C     D-L     M-R     S-Z