Details, datasheet, quote on part number: HYM71V8M655BLT6-S
PartHYM71V8M655BLT6-S
CategoryMemory => DRAM => SDR SDRAM => Modules => 64 MB => ->SO DIMM
Title->SO DIMM
Description
CompanyHynix Semiconductor
DatasheetDownload HYM71V8M655BLT6-S datasheet
  

 

Features, Applications
based on 8Mx16 SDRAM with LVTTL, 4 banks & 4K Refresh

The Hynix HYM71V8M655B(L)T6 Series are 8Mx64bits Synchronous DRAM Modules. The modules are composed of four 8Mx16bits CMOS Synchronous DRAMs 400mil 54pin TSOP-II package, one 2Kbit EEPROM in 8pin TSSOP package a 144pin glass-epoxy printed circuit board. Two 0.33uF and one 0.1uF decoupling capacitors per each SDRAM are mounted on the PCB. The Hynix HYM71V8M655B(L)T6 Series are Dual In-line Memory Modules suitable for easy interchange and addition of 64Mbytes memory. The Hynix HYM71V8M655B(L)T6 Series are fully synchronous operation referenced to the positive edge of the clock. All inputs and outputs are synchronized with the rising edge of the clock input. The data paths are internally pipelined to achieve very high bandwidth.

FEATURES

PC100MHz support 144pin SDRAM SO DIMM Serial Presence Detect with EEPROM 1.00" (25.40mm) Height PCB with double sided components Single 3.30.3V power supply All device pins are compatible with LVTTL interface or 8 for Interleave Burst Data mask function by DQM Programmable CAS Latency 2, 3 Clocks SDRAM internal banks : four banks Module bank : one physical bank Auto refresh and self refresh 4096 refresh cycles / 64ms Programmable Burst Length and Burst Type 8 or Full page for Sequential Burst

This document is a general product description and is subject to change without notice. Hynix Semiconductor Inc. does not assume any responsibility for use of circuits described. No patent licenses are implied. Rev. 01 2

PIN ~ A11 /RAS, /CAS, /WE ~ DQ63 VCC VSS SCL SDA WP NC PIN NAME Clock Inputs Clock Enable Chip Select SDRAM Bank Address Row Address Strobe, Column Address Strobe, Write Enable Data Input/Output Mask Data Input/Output Power Supply (3.3V) Ground SPD Clock Input SPD Data Input/Output SPD Address Input Write Protect for SPD No Connection DESCRIPTION The system clock input. All other inputs are registered to the SDRAM on the rising edge of CLK Controls internal clock signal and when deactivated, the SDRAM will be one of the states among power down, suspend or self refresh Enables or disables all inputs except CK, CKE and DQM Selects bank to be activated during /RAS activity Selects bank to be read/written during /CAS activity Row Address ~ RA11, Column Address ~ CA8 Auto-precharge flag : A10 /RAS, /CAS and /WE define the operation Refer function truth table for details Controls output buffers in read mode and masks input data in write mode Multiplexed data input / output pin Power supply for internal circuits and input buffers Ground Serial Presence Detect Clock input Serial Presence Detect Data input/output Serial Presence Detect Address Input Write Protect for Serial Presence Detect on DIMM No connection

Note * CK1 are connected with termination R/C (Refer to the Block Diagram)

 

Related products with the same datasheet
HYM71V8M655BLT6-8
HYM71V8M655BLT6-P
HYM71V8M655BT6-8
HYM71V8M655BT6-P
HYM71V8M655BT6-S
Some Part number from the same manufacture Hynix Semiconductor
HYM71V8M655BT6
HYM71V8M655BT6-8
HYM71V8M655HCLT6 8Mx64 Bits PC100 Sdram so Dimm Based on 8Mx16 Sdram With Lvttl, 4 Banks & 4K Refresh
HYM71V8M655HCLT6-8
HYM71V8M655HCLT6-P 8Mx64 Bits PC100 Sdram so Dimm Based on 8Mx16 Sdram With Lvttl, 4 Banks & 4K Refresh
HYM71V8M655HCLT6-P
HYM71V8M655HCLTU6 8Mx64 Bits PC100 Sdram so Dimm Based on 8Mx16 Sdram With Lvttl, 4 Banks & 4K Refresh
HYM71V8M655HCLTU8-P
HYM71V8M655HCT6
HYM71V8M655HCTU6 8Mx64 Bits PC100 Sdram so Dimm Based on 8Mx16 Sdram With Lvttl, 4 Banks & 4K Refresh
HYM71V8M655HCTU6-P
HYM71V8M755HCFU6
HYM71V8M755HCLFU6
HYM71V8M755HCLFU6-8
HYM72V12C736BLS4 128Mx72 Bits PC133 Sdram Registered Dimm With Pll, Based on 64Mx4 Sdram With Lvttl, 4 Banks & 8K Refresh
HYM72V12C736BLS4-H
HYM72V12C736K4 128Mx72 Bits PC133 Sdram Registered Dimm With Pll, Based on 64Mx4 Sdram With Lvttl, 4 Banks & 8K Refresh
HYM72V12C756BLS4 128Mx72 Bits PC100 Sdram Registered Dimm With Pll, Based on 64Mx4 Sdram With Lvttl, 4 Banks & 8K Refresh
HYM72V12C756BLS4-P
HYM72V12C756K4 128Mx72 Bits PC100 Sdram Registered Dimm With Pll, Based on 64Mx4 Sdram With Lvttl, 4 Banks & 8K Refresh
HYM72V16636BLT6
 
0-C     D-L     M-R     S-Z