Details, datasheet, quote on part number: HYM72V12C756K4-S
CategoryMemory => DRAM => SDR SDRAM => Modules => 1 GB => ->Registered DIMM
Description128Mx72 Bits PC100 Sdram Registered Dimm With Pll, Based on 64Mx4 Sdram With Lvttl, 4 Banks & 8K Refresh
CompanyHynix Semiconductor
DatasheetDownload HYM72V12C756K4-S datasheet


Features, Applications
with PLL, based on 64Mx4 SDRAM with LVTTL, 4 banks & 8K Refresh

The HYM72V12C756K4 Series are 128Mx72bits ECC Synchronous DRAM Modules. The modules are composed of thirty six 64Mx4bits CMOS Synchronous DRAMs 400mil 54pin TSOP-II stack package, one 2Kbit EEPROM in 8pin TSSOP package a 168pin glass-epoxy printed circuit board. One 0.22uF and one 0.0022uF decoupling capacitors per each SDRAM are mounted on the PCB. The HYM72V12C756K4 Series are Dual In-line Memory Modules suitable for easy interchange and addition of 1Gbytes memory. The HYM72V12C756K4 Series are fully synchronous operation referenced to the positive edge of the clock. All inputs and outputs are synchronized with the rising edge of the clock input. The data paths are internally pipelined to achieve very high bandwidth.

168pin SDRAM Registered DIMM Serial Presence Detect with EEPROM 1.7" (43.18mm) Height PCB with double sided components Single 3.30.3V power supply

SDRAM internal banks : four banks Module bank : two physical banks Auto refresh and self refresh 8192 refresh cycles / 64ms Programmable Burst Length and Burst Type 8 or Full page for Sequential Burst

All device pins are compatible with LVTTL interface or 8 for Interleave Burst Data mask function by DQM Programmable CAS Latency 2, 3 Clocks

This document is a general product description and is subject to change without notice. Hynix Semiconductor Inc. does not assume any responsibility for use of circuits described. No patent licenses are implied. Rev. 1.1/Dec.2002

PIN ~ A12 /RAS, /CAS, /WE REGE ~ DQ63 VCC VSS SCL SDA ID1~3 NC PIN NAME Clock Inputs Clock Enable Chip Select SDRAM Bank Address Row Address Strobe, Column Address Strobe, Write Enable Register Enable Data Input/Output Mask Data Input/Output Power Supply (3.3V) Ground SPD Clock Input SPD Data Input/Output SPD Address Input Write Protect for SPD Identification Detect No Connection DESCRIPTION The system clock input. All other inputs are registered to the SDRAM on the rising edge of CLK Controls internal clock signal and when deactivated, the SDRAM will be one of the states among power down, suspend or self refresh Enables or disables all inputs except CK, CKE and DQM Selects bank to be activated during /RAS activity Selects bank to be read/written during /CAS activity Row Address ~ RA12, Column Address CA9, CA11 Auto-precharge flag : A10 /RAS, /CAS and /WE define the operation Refer function truth table for details Register Enable pin which permits the DIMM to operateion in Buffered Mode when REGE input is Low, in Registered Mode when REGE input is High Controls output buffers in read mode and masks input data in write mode Multiplexed data input / output pin Power supply for internal circuits and input buffers Ground Serial Presence Detect Clock input Serial Presence Detect Data input/output Serial Presence Detect Address Input Write Protect for Serial Presence Detect on DIMM Commend Interval, Read Precharge Timing, Power Detect No connection


Related products with the same datasheet
Some Part number from the same manufacture Hynix Semiconductor
HYM72V16M636BLT6 16Mx64 Bits PC133 Sdram so Dimm Based on 16Mx16 Sdram With Lvttl, 4 Banks & 8K Refresh
HYM72V16M636HLT6 16Mx64 Bits PC133 Sdram so Dimm Based on 16Mx16 Sdram With Lvttl, 4 Banks & 8K Refresh
HYM72V16M636LT6 32Mx64bits PC133 Sdram Unbuffered Dimm Based on 32Mx8 Sdram With Lvttl, 4 Banks & 8K Refresh
HYM72V16M656BLT6 16Mx64 Bits PC100 Sdram so Dimm Based on 16Mx16 Sdram With Lvttl, 4 Banks & 8K Refresh
HYM72V16M656HLT6 16Mx64 Bits PC100 Sdram so Dimm Based on 16Mx16 Sdram With Lvttl, 4 Banks & 8K Refresh

HY51VS18163HGLT-6 : Dynamic RAM Organized 1,048,576 Words X 16bit, Self Refresh, 60ns, Low Power

HY57V281620HCT-S :

HY57V28420BLT-H :

HY628100BLG : 128Kx8bit CMOS SRAM

HYM71V32655ALT8M-8 : ->Unbuffered DIMM

HYM72V32M656LT8 : 32Mx64bits PC100 Sdram so Dimm Based on 32Mx8 Sdram With Lvttl, 4 Banks & 8K Refresh

HYMD132G725BL8-M : 256 MB 32Mx72 Bits Registered DDR Sdram Dimm

HY5DU12422BLTP : 512mb DDR Sdram

HY5DU12422CTP-X : 512mb DDR Sdram

HY27SF161G2M-VMB : 1gbit (128mx8bit / 64mx16bit) NAND Flash Memory

256-FBGA : 32-bit Arm7tdmi RISC Static CMOS CPU core

0-C     D-L     M-R     S-Z