Details, datasheet, quote on part number: HYM72V16M636UT6
CategoryMemory => DRAM => SDR SDRAM => Modules => 256 MB
Title->SO DIMM
CompanyHynix Semiconductor
DatasheetDownload HYM72V16M636UT6 datasheet


Features, Applications
based on 16Mx16 SDRAM with LVTTL, 4 banks & 8K Refresh

The HYM72V16M636TU6 Series are 16Mx64bits Synchronous DRAM Modules. The modules are composed of four 16Mx16bits CMOS Synchronous DRAMs 400mil 54pin TSOP-II package, one 2Kbit EEPROM in 8pin TSSOP package a 144pin glass-epoxy printed circuit board. Two 0.33uF and one 0.1uF decoupling capacitors per each SDRAM are mounted on the PCB. The HYM72V16M636TU6 Series are Dual In-line Memory Modules suitable for easy interchange and addition of 128Mbytes memory. The HYM72V16M636TU6 Series are fully synchronous operation referenced to the positive edge of the clock. All inputs and outputs are synchronized with the rising edge of the clock input. The data paths are internally pipelined to achieve very high bandwidth.


PC133/PC100MHz support 144pin Micro SO DIMM Serial Presence Detect with EEPROM 1.18" (30.00mm) Height PCB with double sided components Single 3.3 0.3V power supply 8 or Full page for Sequential Burst All device pins are compatible with LVTTL interface or 8 for Interleave Burst Data mask function by DQM Programmable CAS Latency 2, 3 Clocks SDRAM internal banks : four banks Module bank : one physical bank Auto refresh and self refresh 8192 refresh cycles / 64ms Programmable Burst Length and Burst Type

This document is a general product description and is subject to change without notice. Hyundai Electronics does not assume any responsibility for use of circuits described. No patent licenses are implied. Rev. 1.0/Jul.01

PIN ~ A12 /RAS, /CAS, /WE ~ DQ63 VCC VSS SCL SDA WP NC PIN NAME Clock Inputs Clock Enable Chip Select SDRAM Bank Address Row Address Strobe, Column Address Strobe, Write Enable Data Input/Output Mask Data Input/Output Power Supply (3.3V) Ground SPD Clock Input SPD Data Input/Output SPD Address Input Write Protect for SPD No Connection DESCRIPTION The system clock input. All other inputs are registered to the SDRAM on the rising edge of CLK Controls internal clock signal and when deactivated, the SDRAM will be one of the states among power down, suspend or self refresh Enables or disables all inputs except CK, CKE and DQM Selects bank to be activated during /RAS activity Selects bank to be read/written during /CAS activity Row Address ~ RA12, Column Address ~ CA8 Auto-precharge flag : A10 /RAS, /CAS and /WE define the operation Refer function truth table for details Controls output buffers in read mode and masks input data in write mode Multiplexed data input / output pin Power supply for internal circuits and input buffers Ground Serial Presence Detect Clock input Serial Presence Detect Data input/output Serial Presence Detect Address Input Write Protect for Serial Presence Detect on DIMM No connection

Note * CK1 are connected with termination R/C (Refer to the Block Diagram)


Related products with the same datasheet
Some Part number from the same manufacture Hynix Semiconductor
HYM72V16M656BLT6 16Mx64 Bits PC100 Sdram so Dimm Based on 16Mx16 Sdram With Lvttl, 4 Banks & 8K Refresh
HYM72V16M656HLT6 16Mx64 Bits PC100 Sdram so Dimm Based on 16Mx16 Sdram With Lvttl, 4 Banks & 8K Refresh
HYM72V32636BLT8 32Mx64bits PC133 Sdram Unbuffered Dimm Based on 32Mx8 Sdram With Lvttl, 4 Banks & 8K Refresh
HYM72V32636HLT8 32Mx64bits PC133 Sdram Unbuffered Dimm Based on 32Mx8 Sdram With Lvttl, 4 Banks & 8K Refresh

GMS81516BK : 800 Series->General Purpose 8-BIT Single-chip Microcontrollers

HY29F400T : 4M 4 Megabit (512Kx8/256Kx16) 5 Volt-only Flash Memory

HY5PS56421F-C4 : DDR2 Sdram - 256Mb

HY5V28CF-8 : 4Banks X 4M X 8bits Synchronous DRAM

HY628400ALLR2-I : 512Kx8bit CMOS SRAM

HYM72V32C736T8 : 32Mx72 Bits PC133 Sdram Registered Dimm With Pll, Based on 32Mx8 Sdram With Lvttl, 4 Banks & 8K Refresh

HY5PS1G431F-C4 : * VDD=1.8V * VDDQ=1.8V +/- 0.1V * All inputs and outputs are compatible with SSTL_18 interface * Fully differential clock inputs (CK, /CK) operation * Double data rate interface * Source synchronous-data transaction aligned to bidirectional data strobe (DQS, /DQS) * Dif

HY27UF161G2M-VCB : 1gbit (128mx8bit / 64mx16bit) NAND Flash Memory

HY5S6B6DSFP-BE : 4banks x1M x 16bits Synchronous DRAM

0-C     D-L     M-R     S-Z