Details, datasheet, quote on part number: HYM72V16M656BLT6
CategoryMemory => DRAM => SDR SDRAM => Modules => 128 MB => ->SO DIMM
Title->SO DIMM
Description16Mx64 Bits PC100 Sdram so Dimm Based on 16Mx16 Sdram With Lvttl, 4 Banks & 8K Refresh
CompanyHynix Semiconductor
DatasheetDownload HYM72V16M656BLT6 datasheet


Features, Applications
based on 16Mx16 SDRAM with LVTTL, 4 banks & 8K Refresh

The HYM72V16M656B(L)T6 -Series are high speed 3.3-Volt Synchronous DRAM Modules composed of four 16Mx16 bit Synchronous DRAMs in 54-pin TSOPII and 8-pin TSSOP 2K bit EEPROM a 144-pin Zig Zag Dual pin glass-epoxy printed circuit board. Three 0.1uF decoupling capacitors per each SDRAM are mounted on the module. The HYM72V16M656B(L)T6 -Series are gold plated socket type Dual In-line Memory Modules suitable for easy interchange and addition of 128M bytes memory. All inputs and outputs are synchronized with the rising edge of the clock input. The data paths are internally pipelined to achieve very high bandwidth.


PC100 support 144pin SDRAM SO DIMM Serial Presence Detect with EEPROM 1.00" (25.40mm) Height PCB with double sided components Single 3.3±0.3V power supply 8 or Full page for Sequential Burst All device pins are compatible with LVTTL interface or 8 for Interleave Burst Data mask function by DQM Programmable CAS Latency 2, 3 Clocks SDRAM internal banks : four banks Module bank : one physical bank Auto refresh and self refresh 8192 refresh cycles / 64ms Programmable Burst Length and Burst Type

This document is a general product description and is subject to change without notice. Hynix Semiconductor Inc. does not assume any responsibility for use of circuits described. No patent licenses are implied. Rev. 02 1

PIN ~ A12 /RAS, /CAS, /WE ~ DQ63 VCC VSS SCL SDA WP NC PIN NAME Clock Inputs Clock Enable Chip Select SDRAM Bank Address Row Address Strobe, Column Address Strobe, Write Enable Data Input/Output Mask Data Input/Output Power Supply (3.3V) Ground SPD Clock Input SPD Data Input/Output SPD Address Input Write Protect for SPD No Connection DESCRIPTION The system clock input. All other inputs are registered to the SDRAM on the rising edge of CLK Controls internal clock signal and when deactivated, the SDRAM will be one of the states among power down, suspend or self refresh Enables or disables all inputs except CK, CKE and DQM Selects bank to be activated during /RAS activity Selects bank to be read/written during /CAS activity Row Address ~ RA12, Column Address ~ CA8 Auto-precharge flag : A10 /RAS, /CAS and /WE define the operation Refer function truth table for details Controls output buffers in read mode and masks input data in write mode Multiplexed data input / output pin Power supply for internal circuits and input buffers Ground Serial Presence Detect Clock input Serial Presence Detect Data input/output Serial Presence Detect Address Input Write Protect for Serial Presence Detect on DIMM No connection

Note * CK1 are connected with termination R/C (Refer to the Block Diagram)


Some Part number from the same manufacture Hynix Semiconductor
HYM72V16M656HLT6 16Mx64 Bits PC100 Sdram so Dimm Based on 16Mx16 Sdram With Lvttl, 4 Banks & 8K Refresh
HYM72V32636BLT8 32Mx64bits PC133 Sdram Unbuffered Dimm Based on 32Mx8 Sdram With Lvttl, 4 Banks & 8K Refresh
HYM72V32636HLT8 32Mx64bits PC133 Sdram Unbuffered Dimm Based on 32Mx8 Sdram With Lvttl, 4 Banks & 8K Refresh
HYM72V32636T8 32Mx64bits PC133 Sdram Unbuffered Dimm Based on 32Mx8 Sdram With Lvttl, 4 Banks & 8K Refresh

GM71CS16400CJ/CLJ-7 :

GMS81C1404SK : 800 Series->General Purpose 8-BIT Single-chip Microcontrollers

HMS87C4060 : ROM/ram Size: 60 K/1.536 Bytes, 4.5-5.5 V , 4-8 MHz,8-bit Single-chip Microcontroller

HY57V281620ALT : 4 Banks X 2M X 16bits Synchronous DRAM

HY628100BLT1-I : 128Kx8bit CMOS SRAM

HYM71V32655ALT8M-S : ->Unbuffered DIMM

HYM71V8655HCT6-S : ->Unbuffered DIMM

HYM72V32M636LT6-H : 32Mx64 Bits PC133 Sdram so Dimm Based on 16Mx16 Sdram With Lvttl, 4 Banks & 8K Refresh

HY27LF081G2M-VIB : 1gbit (128mx8bit / 64mx16bit) NAND Flash Memory

HY57V281620ETP-5 : 4 Banks x 1M x 32bit Synchronous DRAM

HY5DU56422ALT-J : 256mb DDR Sdram

Same catergory

AAM29LV081-100EC : 8 Megabit ( 1 M X 8-bit ) CMOS 3.0 Volt-only Uniform Sector Flash Memory.

CY7C1362B-200AC : Standart Synchronous SRAM. Supports bus operation to 250 MHz Available speed grades are 250, 200, and 166 MHz Fully registered inputs and outputs for pipelined operation Single 3.3V power supply Supports 3.3V and 2.5V I/Os Fast clock-to-output times 2.6ns (for 250-MHz device) 3.0ns (for 200-MHz device) 3.5 ns (for 166-MHz device) User-selectable burst counter supporting Intel®.

EDI7F342MC : Flash Modules. Organization = 2Mx32 ;; Speed (ns) = 90-150 ;; Volt = 5 ;; Package = SIMM-80 ;; Temp = ;;.

HY57V561620BT : 4 Banks X 4M X 16Bit Synchronous DRAM. The a 268,435,456bit CMOS Synchronous DRAM, ideally suited for the main memory applications which require large memory density and high bandwidth. HY57V561620B is organized HY57V561620B is offering fully synchronous operation referenced to a positive edge of the clock. All inputs and outputs are synchronized with the rising edge of the clock input.

HYM71V32755HCLT8-8 : ->Unbuffered DIMM. based on 16Mx8 SDRAM with LVTTL, 4 banks & 4K Refresh The Hynix HYM71V32755HCT8 Series are 32Mx72bits ECC Synchronous DRAM Modules. The modules are composed of eighteen 16Mx8bits CMOS Synchronous DRAMs 400mil 54pin TSOP-II package, one 2Kbit EEPROM in 8pin TSSOP package a 168pin glass-epoxy printed circuit board. One 0.22uF and one 0.0022uF decoupling.

K7N163245A : NtRAM(FT & PP). = K7N163245A 512Kx32-Bit Pipelined NtRAM™ ;; Organization = 512Kx18 ;; Operating Mode = SPB ;; VDD(V) = 2.5 ;; Access Time-tCD(ns) = 4.0,4.4,5.0,6.0,7.5 ;; Speed-tcyc (MHz) = 250,225,200,167,133 ;; I/o Voltage(V) = 2.5 ;; Package = 100TQFP,165FBGA ;; Production Status = Mass Production ;; Comments = Pipe.

KM432S2020BT : Graphics Memory. = KM432S2020BT 1M X 32Bit X 2 Banks Synchronous DRAM ;; Organization = 2Mx32 ;; Vdd/Vddq(V) = 3.3 ;; Speed(ns) = 80,1L,10,12 ;; Refresh = 4K/64ms ;; Package = 86TSOP2 ;; Interface = LVTTL ;; Production Status = Eol ;; Comments = -.

KMM372V410CS : Buffered DIMM. = KMM372V410CS 4Mx72 DRAM Dimm With Ecc Using 4Mx4,4K&2K Refresh,3.3V ;; Density(MB) = - ;; Organization = 4Mx72 ;; Mode = Fast Page ;; Refresh = 2K/32ms ;; Speed(ns) = 50,60 ;; #of Pin = 168 ;; Component Composition = (4Mx4)x18+Drive ICx2 ;; Production Status = Eol ;; Comments = Ecc.

SST38VF166 : 16 Megabit Flashbank Memory. Single 2.7-3.6V Read and Write Operations Separate Memory Banks for Code or Data ­ Simultaneous Read and Write Capability Superior Reliability ­ Endurance: E2 bank - 500,000 Cycles (typical) Flash bank - 100,000 Cycles (typical) ­ Greater than 100 years Data Retention Low Power Consumption ­ Active Current, Read: 15 mA (typical) ­ Active Current, Concurrent.

UT62256SC-35 : 32k X 8 Bit Low Power CMOS SRAM.

W24258-70LE : SRAM. 32Kx8. The is a normal speed, very low power CMOS static RAM organized × 8 bits that operates on a wide voltage range from to 5.5V power supply. The W24258 family, W2425870LE and W24258-70LI, can meet requirement of various operating temperature. This device is manufactured using Winbond's high performance CMOS technology. Low power consumption: - Active:.

W941232AD-5 : 4mx32, 128m, 2.5v, 200mhz, 100, LQFP. For more information about this product and it's release date, please contact your local Winbond rep or distributor. .

AT27LV256A-12JIT/R : 32K X 8 OTPROM, 120 ns, PQCC32. s: Memory Category: PROM ; Density: 262 kbits ; Number of Words: 32 k ; Bits per Word: 8 bits ; Package Type: PLASTIC, LCC-32 ; Pins: 32 ; Logic Family: CMOS ; Supply Voltage: 5V ; Access Time: 120 ns ; Operating Temperature: -40 to 85 C (-40 to 185 F).

M25PX80-VMN6P : SPI BUS SERIAL EEPROM, PDSO8. s: Memory Category: PROM, EEPROM ; Package Type: SOP, 0.150 INCH, ROHS COMPLIANT, PLASTIC, SOP-8 ; Pins: 8.

0-C     D-L     M-R     S-Z