Digchip : Database on electronics components
 
Member, Distributor  
Log In
Email:
Password:


Part: IS41LV16105-50TI

Category:
 Memory
   -> DRAM
     -> EDO/FPM DRAM

Description:

Company: Integrated Circuit Solution

Datasheet: Download IS41LV16105-50TI datasheet     File size : 148 kB

Request For quote: Find where to buy IS41LV16105-50TI



Datasheet text preview:
IS41C16105 IS41LV16105
FEATURES
1M x 16 (16-MBIT) DYNAMIC RAM WITH FAST PAGE MODE
TTL compatible inputs and outputs; tristate I/O Refresh Interval: 1,024 cycles/16 ms Refresh Mode: RAS-Only, CAS-before-RAS (CBR), Hidden JEDEC standard pinout Single power supply: 5V ± 10% (IS41C16105) 3.3V ± 10% (IS41LV16105) Byte Write and Byte Read operation via two CAS Industrail temperature range -40oC to 85oC
16-bit high-performance CMOS Dynamic Random Access Memories. Fast Page Mode allows 1,024 random accesses within a single row with access cycle time as short as 20 ns per 16-bit word. The Byte Write control, of upper and lower byte, makes the IS41C16105 ideal for use in 16-, 32-bit wide data bus systems. These features make the IS41C16105 and IS41LV16105 ideally suited for high-bandwidth graphics, digital signal p r o c e s s i n g , high-performance computing systems, and peripheral applications.
DESCRIPTION The 1+51 IS41C16105 and IS41LV16105 are 1,048,576 x
T h e IS41C16105 and IS41LV16105 are packaged in a 42-pin 400mil SOJ and 400mil 44- (50-) pin TSOP-2.
KEY TIMING PARAMETERS
Parameter
Max. RAS Access Time (tRAC) Max. CAS Access Time (tCAC) Max. Column Address Access Time (tAA) Min. Fast Page Mode Cycle Time (tPC) Min. Read/Write Cycle Time (tRC) -50 50 13 25 20 84 -60 60 15 30 25 104 Unit ns ns ns ns ns
PIN CONFIGURATIONS
44(50)-Pin TSOP-2
VCC I/O0 I/O1 I/O2 I/O3 VCC I/O4 I/O5 I/O6 I/O7 NC NC NC WE RAS NC NC A0 A1 A2 A3 VCC 1 2 3 4 5 6 7 8 9 10 11 15 16 17 18 19 20 21 22 23 24 25
42-Pin SOJ
VCC I/O0 I/O1 I/O2 I/O3 VCC I/O4 I/O5 I/O6 I/O7 NC NC WE RAS NC NC A0 A1 A2 A3 VCC 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 42 41 40 39 38 37 36 35 34 33 32 31 30 29 28 27 26 25 24 23 22 GND I/O15 I/O14 I/O13 I/O12 GND I/O11 I/O10 I/O9 I/O8 NC LCAS UCAS OE A9 A8 A7 A6 A5 A4 GND
50 49 48 47 46 45 44 43 42 41 40 36 35 34 33 32 31 30 29 28 27 26
GND I/O15 I/O14 I/O13 I/O12 GND I/O11 I/O10 I/O9 I/O8 NC NC LCAS UCAS OE A9 A8 A7 A6 A5 A4 GND
PIN DESCRIPTIONS
A0-A9 I/O0-15 WE OE RAS UCAS LCAS Vcc GND NC Address Inputs Data Inputs/Outputs Write Enable Output Enable Row Address Strobe Upper Column Address Strobe Lower Column Address Strobe Power Ground No Connection
ICSI reserves the right to make changes to its products at any time without notice in order to improve design and supply the best possible product. We assume no responsibility for any errors which may appear in this publication. © Copyright 2000, Integrated Circuit Solution Inc.
Integrated Circuit Solution Inc.
DR005-0C
1
IS41C16105 IS41LV16105
FUNCTIONAL BLOCK DIAGRAM
OE WE LCAS UCAS CAS CLOCK GENERATOR WE CONTROL LOGICS OE CONTROL LOGIC
CAS
WE
OE
RAS
RAS CLOCK GENERATOR
DATA I/O BUS
REFRESH COUNTER
DATA I/O BUFFERS
ROW DECODER
RAS
COLUMN DECODERS SENSE AMPLIFIERS
I/O0-I/O15
MEMORY ARRAY 1,048,576 x 16
ADDRESS BUFFERS A0-A9
2
Integrated Circuit Solution Inc.
DR005-0C
IS41C16105 IS41LV16105
TRUTH TABLE
Function Standby Read: Word Read: Lower Byte Read: Upper Byte Write: Word (Early Write) Write: Lower Byte (Early Write) Write: Upper Byte (Early Write) Read-Write(1,2) Hidden Refresh RAS-Only Refresh CBR Refresh(4) RAS H L L L L L L L LHL LHL L HL LCAS UCAS H H L L L H H L L H L L L H L L L H L L L L H L WE X H H H L L L HL H L X X OE X L L L X X X LH L X X X Address tR/tC X ROW/COL ROW/COL ROW/COL ROW/COL ROW/COL ROW/COL ROW/COL ROW/COL ROW/COL ROW/NA X I/O High-Z DOUT Lower Byte, DOUT Upper Byte, High-Z Lower Byte, High-Z Upper Byte, DOUT DIN Lower Byte, DIN Upper Byte, High-Z Lower Byte, High-Z Upper Byte, DIN DOUT, DIN DOUT DOUT High-Z High-Z
Read Write(1,3)
(2)
Notes: 1. These WRITE cycles may also be BYTE WRITE cycles (either LCAS or UCAS active). 2. These READ cycles may also be BYTE READ cycles (either LCAS or UCAS active). 3. EARLY WRITE only. 4. At least one of the two CAS signals must be active (LCAS or UCAS).
Integrated Circuit Solution Inc.
DR005-0C
3


Others parts begin by is
IS-1   IS-2   IS-3   IS-4   IS-5   IS-6   IS-7   IS-8   IS-9   IS-10   IS-11   IS-12   IS-13   IS-14   IS-15   IS-16   IS-17   IS-18   IS-19   IS-20   IS-21   IS-22   IS-23   IS-24   IS-25   IS-26   IS-27   IS-28   IS-29   IS-30   IS-31   IS-32   IS-33   IS-34   IS-35   IS-36   IS-37   IS-38   IS-39   IS-40   IS-41   IS-42   IS-43   IS-44   IS-45   IS-46   IS-47   IS-48   IS-49   IS-50   IS-51   IS-52   IS-53   IS-54   IS-55   IS-56   IS-57   IS-58   IS-59   IS-60   IS-61   IS-62