|
Details, datasheet, quote on part number:ICS508I
| |
Datasheet text preview:
ICS508
PECL TO CMOS CONVERTER
Description
The ICS508 is the most cost effective way to generate a high quality, high frequency CMOS clock output from a PECL clock input. The ICS508 has separate VDD supplies for the PECL input buffer and the output buffer, allowing different voltages to be used. For example, the input clock could use a 3.3 V supply while the output operates from 2.5V. The device has an Output Enable pin that tri-states the clock output when the OE pin is taken low. The ICS508 is a member of ICS' ClockBlocksTM family.
Features
· · · · · · · · ·
Packaged in 8 pin SOIC or die Separate VDD supplies allow voltage translation Clock frequency of 0 - 250 MHz Duty cycle of 45/55 Operating voltages of 2.375 to 5.5V Tri-state output for board level testing 24mA output drive capability Industrial temperature version available Advanced, low power, sub-micron CMOS process
Block Diagram
VDDP
VDDC
P E C L IN P E C L IN
O u tp u t B u ffe r
C LK
GND
OE
GND
MDS 508 D Integrated Circuit Systems
q
1
5 2 5 Ra c e Str e e t , San Jose, C A 95 1 2 6
q
Revision 021103 tel ( 4 0 8 ) 2 9 5 - 9 8 0 0
q
www. i c s t . c o m
ICS508 PECL TO CMOS CONVERTER
Pin Assignment
VDDP PECLIN PECLIN GND
1 2 3 4
8 7 6 5
VDDC CLK GND OE
8 Pin (150 mil) SOIC
Pin Descriptions
Pin Num ber
1 2 3 4 5 6 7 8
Pin Name
VDDP PECLIN PECLIN GND OE GND CLK VDDC
Pin Type
Output Input Input Power Input Power Output Power
Pin Description
Connect to 3.3V or 5V. Supplies PECL input buffer. Complementary PECL clock input. PECL clock input. Connect to ground. Output enable. Tri-states CLK output when low. Internal pull-up to VDDC. Connect to ground. Clock output. Connect to 2.5V, or 3.3V, or 5V. Supplies output buffer and OE pin.
External Components
The ICS508 requires two 0.01µF decoupling capacitors to be connected between VDDP and GND and between VDDC and GND. They must be connected close to the ICS508 to minimize lead inductance. A 33 series terminating resistor can be used next to the CLK pin.
MDS 508 D I n t e g r a t e d C i r c u i t Syste m s
q
2
525 R a c e S t r e e t , San Jose, CA 95126
q
Revision 021103 t e l (40 8 ) 295 - 9 8 0 0
q
w w w. i c s t . c o m
ICS508 PECL TO CMOS CONVERTER
Absolute Maximum Ratings
Stresses above the ratings listed below can cause permanent damage to the ICS508. These ratings, which are standard values for ICS commercially rated parts, are stress ratings only. Functional operation of the device at these or any other conditions above those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods can affect product reliability. Electrical parameters are guaranteed only over the recommended operating temperature range.
Item
Supply Voltage, VDDP and VDDC PECL Inputs Clock Output and OE Pin Ambient Operating Temperature, ICS508 Ambient Operating Temperature, ICS508MI Storage Temperature Soldering Temperature 7V
Rating
-0.5V to VDDP+0.5V -0.5V to VDDC+0.5V 0 to +70°C -40 to +85°C -65 to +150°C 260°C
Recommended Operation Conditions
Parameter
Ambient Operating Temperature, ICS508M Ambient Operating Temperature, ICS508MI Power Supply Voltage (measured in respect to GND) Reference crystal parameters
Min.
0 -40 +3.15
Typ.
Max.
+70 +85 +3.45
Units
°C °C V
Refer to page 3
DC Electrical Characteristics
VDDP = VDDC =3.3V ±5% , Ambient temperature 0 to +70°C, unless stated otherwise
Parameter
Operating Voltage Peak to Peak Input Voltage Common Mode Range
Sy m b o l
VDD VDD
Conditions
VDDP VDDC PECLIN PECLIN VDDP = 5V PECLIN VDDP = 3.3V
Min.
3 2.375 0.3 VDDP - 3.7 VDDP - 2.0 2
Typ.
Max.
5.5 5.5 1 VDDP - 0.6 VDDP - 0.6 VDDC 0.8
Units
V V V V V V V
Input High Voltage Input Low Voltage
VIH VIL
OE only OE only
MDS 508 D I n t e g r a t e d C i r c u i t Syste m s
q
3
525 R a c e S t r e e t , San Jose, CA 95126
q
Revision 021103 t e l (40 8 ) 295 - 9 8 0 0
q
w w w. i c s t . c o m
|
|
