|
Details, datasheet, quote on part number:ICS85357-01
| |
Datasheet text preview:
Integrated Circuit Systems, Inc.
ICS85357-01
4:1 OR 2:1 DIFFERENTIAL-TO-3.3V LVPECL / ECL CLOCK MULTIPLEXER
FEATURES
· High speed differential multiplexer. The device can be configured as either a 4:1 or 2:1 multiplexer · 1 differential 3.3V LVPECL output · 4 selectable CLK, nCLK inputs · CLK, nCLK pair can accept the following differential input levels: LVDS, LVPECL, LVHSTL, SSTL, HCSL · Maximum output frequency up to 750MHz · Translates any single ended input signal to 3.3V LVPECL levels with resistor bias on nCLKx input · Part-to-part skew: 150ps (maximum) · Propagation delay: 1.5ns (maximum) · LVPECL mode operating voltage supply range: VCC = 3.135V to 3.465V, VEE = 0V · ECL mode operating voltage supply range: VCC = 0V, VEE = -3.135V to -3.465V · 0°C to 70°C ambient operating temperature · Industrial temperature information available upon request
GENERAL DESCRIPTION
The ICS85357-01 is a 4:1 or 2:1 Differential-to3.3V LVPECL / ECL clock multiplexer which can H iPerC lockSTM o p e r a t e up to 750MHz and is a member of the HiPerClockSTM family of High Performance Clock S o l u t i o n s from ICS. The ICS85357-01 has 4 selectable clock inputs. The CLK, nCLK pair can accept most standard differential input levels. The device can operate using a 3.3V LVPECL (VEE = 0V, VCC = 3.135V to 3.465V) or 3.3V ECL (VCC = 0V, VEE = -3.135V to -3.465V). The fully diff e r e n t i a l architecture and low propagation delay make it ideal for use in clock distribution circuits. The select pins have internal pulldown resistors. Leaving one input unconnected (pulled to logic low by the internal resistor) will transform the device into a 2:1 multiplexer. The SEL1 pin is the most significant bit and the binary number applied to the select pins w i l l select the same numbered data input (i.e., 00 selects CLK0, nCLK0).
,&6
BLOCK DIAGRAM
CLK0 nCLK0 CLK1 nCLK1 CLK2 nCLK2 CLK3 nCLK3 00
PIN ASSIGNMENT
VCC CLK0 nCLK0 CLK1 nCLK1 CLK2 nCLK2 CLK3 nCLK3 VEE 1 2 3 4 5 6 7 8 9 10 20 19 18 17 16 15 14 13 12 11 VCC SEL1 SEL0 VCC Q0 nQ0 VCC nc nc VEE
01 Q0 nQ0 10
11
ICS85357-01
SEL1 SEL0
20-Lead TSSOP 4.40mm x 6.50mm x 0.90mm body package G Package Top View
85357AG-01
www.icst.com/products/hiperclocks.html
1
REV. A JULY 16, 2001
Integrated Circuit Systems, Inc.
ICS85357-01
4:1 OR 2:1 DIFFERENTIAL-TO-3.3V LVPECL / ECL CLOCK MULTIPLEXER
Type Power Input Input Input Input Input Input Input Input Power Unused Output Input Input Pulldown Pulldown Pulldown Pullup Pulldown Pullup Pulldown Pullup Pulldown Pullup Description Positive supply pins. Connect to 3.3V. Non-inver ting differential clock input. Inver ting differential clock input. Non-inver ting differential clock input. Inver ting differential clock input. Non-inver ting differential clock input. Inver ting differential clock input. Non-inver ting differential clock input. Inver ting differential clock input. Negative supply pins. Connect to ground. No connect. Differential output pairs. LVPECL interface levels. Clock select input. LVCMOS / LVTTL interface levels. Clock select input. LVCMOS / LVTTL interface levels.
TABLE 1. PIN DESCRIPTIONS
Number 1, 14, 17, 20 2 3 4 5 6 7 8 9 10, 11 12, 13 15, 16 18 19 Name VCC CLK0 nCLK0 CLK1 nCLK1 CLK2 nCLK2 CLK3 nCLK3 VEE nc nQ0, Q0 SEL0 SEL1
NOTE: Pullup and Pulldown refers to internal input resistors. See Table 2, Pin Characteristics, for typical values.
TABLE 2. PIN CHARACTERISTICS
Symbol Parameter CLK, nCLK, CLK1, nCLK1, CLK2, nCLK2, CLK3, nCLK3 SEL0, SEL1 51 51 Test Conditions Minimum Typical Maximum 4 4 Units pF pF K K
CIN
Input Capacitance
RPULLUP RPULLDOWN
Input Pullup Resistor Input Pulldown Resistor
TABLE 3. CONTROL INPUT FUNCTION TABLE
Inputs SEL1 0 0 1 1 SEL0 0 1 0 1 Clock Out CLK CLK0, nCLK0 CLK1, nCLK1 CLK2, nCLK2 CLK3, nCLK3
85357AG-01
www.icst.com/products/hiperclocks.html
2
REV. A JULY 16, 2001
Integrated Circuit Systems, Inc.
ICS85357-01
4:1 OR 2:1 DIFFERENTIAL-TO-3.3V LVPECL / ECL CLOCK MULTIPLEXER
4.6V -0.5V to VCC + 0.5V -0.5V to VCC + 0.5V 73.2°C/W (0lfpm) -65°C to 150°C
ABSOLUTE MAXIMUM RATINGS
Supply Voltage, VCC Inputs, V I Outputs, VO Package Thermal Impedance, JA Storage Temperature, TSTG
Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the DC Characteristics or AC Characteristics is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.
TABLE 4A. POWER SUPPLY DC CHARACTERISTICS, VCC = 3.3V±5%, TA=0°C TO 70°C
Symbol VCC IEE Parameter Positive Supply Voltage Power Supply Current Test Conditions Minimum 3.135 Typical 3.3 Maximum 3.465 35 Units V mA
TABLE 4B. LVCMOS / LVTTL DC CHARACTERISTICS, VCC = 3.3V±5%, TA=0°C TO 70°C
Symbol VIH VIL IIH IIL Parameter Input High Voltage Input Low Voltage Input High Current Input Low Current SEL0, SEL1 SEL0, SEL1 SEL0, SEL1 SEL0, SEL1 VCC = VIN = 3.465V VCC = 3.465V, VIN = 0V -5 Test Conditions Minimum 2 -0.3 Typical Maximum 3.765 0.8 150 Units V V µA µA
TABLE 4C. DIFFERENTIAL DC CHARACTERISTICS, VCC = 3.3V±5%, TA=0°C TO 70°C
Symbol Parameter CLK0, CLK1, CLK2, CLK3 Test Conditions VCC = VIN = 3.465V Minimum Typical Maximum 150 5 Units µA µA µA µA 1.3 VCC - 0.85 V V
nCLK0, nCLK1, VCC = VIN = 3.465V nCLK2, nCLK3 CLK0, CLK1, -5 VCC = 3.465V, VIN = 0V CLK2, CLK3 IIL Input Low Current nCLK0, nCLK1, VCC = 3.465V, VIN = 0V -150 nCLK2, nCLK3 Peak-to-Peak Voltage 0.15 VPP Common Mode Input Voltage; VCMR VEE + 0.5 NOTE 1, 2 NOTE 1: Common mode input voltage is defined as VIH. NOTE 2: For single ended applications, the maximum input voltage for CLKx, nCLKx is VCC + 0.3V.
IIH
Input High Current
85357AG-01
www.icst.com/products/hiperclocks.html
3
REV. A JULY 16, 2001
|
|
