|
Details, datasheet, quote on part number:ICS9147-14
| |
Datasheet text preview:
Integrated Circuit Systems, Inc.
ICS9147-14
Frequency Generator & Integrated Buffers for PENTIUM/ProTM
General Description
The ICS9147-14 generates all clocks required for high speed R I S C or CISC microprocessor systems such as Intel PentiumPro. Two bidirectional I/O pins (FS1,FS2) are latched at power-on to the functionality table, with FS0 selectable in real-time to toggle between conditions.
Features
High drive PCICLK and SDRAM outputs typically provide greater than 1 V/ns slew rate into 30 pF loads. CPU outputs typically provide better than 1V/ns slew rate into 20 pF loads while maintaining 50 ± 5% duty cycle. The REF clock outputs typically provide better than 0.5V/ns slew rates. Seperate buffers supply pins VDDL1 allow for 3.3V or reduced voltage swing (from 2.9 to 2.5V) for CPU (0:3) and IOAPIC outputs.
Block Diagram
Four copies of CPU clock Twelve SDRAM (3.3V TTL), usable asAGP clocks Seven copies of PCICLK clock (synchronous with CPU clock/2 or CPU/2.5 for 75 and 83.3 MHz CPU) CPU clocks to PCICLK clocks skew 1-4ns, center 2.6ns. One IOAPIC clock @14.31818 MHz Two copies of Ref. clock @14.31818 MHz Ref. 14.31818 MHz Xtal oscillator input Separate VDDL1 for four CPU and single IOAPIC output buffers to allow 2.5V output (or Std. Vdd) One each 48/ 24MHz (3.3V TTL) 3.3V outputs: SDRAM, PCI, REF, 48/24MHz. 2.5V or 3.3V outputs: CPU, IOAPIC. 20 ohm CPU clock output impedance 20 ohm PCI clock output impedance 1.5ns rise time (30 pF loading) ±250 ps CPU, PCI clock skew 350ps (cycle by cycle) CPU jitter 2ms Power up clock stable time 45-55% Clock duty cycle 48 pin 300 mil SSOP package 3.0V 3.7V supply range w/2.5V compatible outputs
Pin Configuration
Power Groups
VDD1 = REF (0:1), X1, X2, 24MHz, 48MHz VDD2 = PCICLKF, PCICLK(0:5) VDD3 = SDRAM (0;11) VDDL1 = CPUCLK (0:3)
9147-14 Rev B 071897P
48-Pin SSOP
* Internal Pull-up Resistor of 300K to 3.3V on indicated inputs
Pentium is a trademark of Intel Corporation
I C S reserves the right to make changes in the device data identified in this p u b l i c a t i o n without further notice. ICS advises its customers to obtain the latest v e r s i o n of all device data to verify that any information being relied upon by the c u s t o m e r is current and accurate.
ICS9147-14
Pin Descriptions
P I N NUMBER P I N NAME TYPE DESCRIPTIO N
1 2 3,9,22,33,39,45 4 5 16,23,24, 27,48 6,14 7 8 10, 11, 12, 13 15 17, 18, 20, 21, 28, 29, 31, 32, 34, 35,37,38 19,30,36 25 26 40, 41, 43, 44 42 46 47
VDD1 R E F0 GND X1 X2 N/ C VDD2 PCICLK_F FS1* PCICLK0 FS2* PCICLK(1:4) PCICLK5
SDRAM (0:11) VDD3 24MHz 48MHz FS0* CPUCLK(0:3) VDDL1 REF1 I O AP I C
PWR OUT PWR IN OUT PWR OUT IN OUT IN OUT OUT OUT PWR OUT OUT IN OUT PWR OUT OUT
Ref (0:2), XTAL, 24MHz, 48MHz power supply 14.318 Mhz reference clock. Gr ou nd Crystal input has internal load cap and feedback resistor from X2 Crystal output nominally 14.318MHz. Has internal load cap Pins are not internally connected Supply for PCICLK_F and PCICLK (0:5) Free running PCI clock Frequency select pin. * PCI clock output. Frequency select pin. * PCI clock outputs PCI clock output.
SDRAM clock outputs. Supply for SDRAM (0:11) 24MHz output clock 48MHz output clock Frequency select pin CPU clock outputs, powered by VDD1 Supply for CPU (0:3) and IOAPIC clock, can be 2.5 or 3.3V 14.318 Mhz reference clock. IOAPIC clock output. Powered by VDDL1.
* Internal Pull-up Resistor of 120K to 3.3V on indicated inputs 3.3v±10% 0-70°c Crystal (X1, X2 = 14.3181MHz
FS2 0 0 0 0 1 1 1 1 FS1 0 0 1 1 0 0 1 1 FS0 0 1 0 1 0 1 0 1 C P U , SDRAM(MHz) 50.0 75.0 33.3 68.5 55.0 75.0 60.0 66.8 P C I C L K (MHz) 25.0 32.0 16.65 34.25 27.5 37.5 30.0 33.4 R E F, IOAPIC (MHz) 1 4 .3 1 8 1 4 .3 1 8 1 4 .3 1 8 1 4 .3 1 8 1 4 .3 1 8 1 4 .3 1 8 1 4 .3 1 8 1 4 .3 1 8
Functionality
2
ICS9147-14
Absolute Maximum Ratings
Supply Voltage . . . . . . . . . . . . . . . . . . . . . . . . . . 7.0 V Logic Inputs . . . . . . . . . . . . . . . . . . . . . . . . . . . . GND 0.5 V to V DD +0.5 V Ambient Operating Temperature . . . . . . . . . . . . 0°C to +70°C Storage Temperature . . . . . . . . . . . . . . . . . . . . . 65°C to +150°C Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. These ratings are stress specifications only and functional operation of the device at these or any other conditions above those listed in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.
Electrical Characteristics at 3.3V
VDD = 3.0 3.7 V, TA = 0 70° C unless otherwise stated
DC Characteristics PARAMETER Input Low Voltage Input High Voltage Output Low Current1 Output High Current1 Output Low Current1 Output High Current1 Output Low Current1 Output High Current1 Output Low Voltage1 Output High Voltage1 Output Low Voltage1 Output High Voltage1 Output Low Voltage1 Output High Voltage1 Supply Current Pullup Resistor1 SYMBOL VIL VIH IOL1 IOH1 IOL2 IOH2 IOL3 IOH3 VOL1 VOH1 VOL2 VOH2 VOL3 VOH3 IDD RPU1 TEST CONDITIONS Latched inputs Latched inputs VOL=0.8V; for SDRAM, PCICLK VOH=2.0V; for SDRAM PCICLK VOL=0.8V; 24, 48 CLKs, CPU, REF & IOAPIC VOH=2.0V; 24, 48 CLKs, CPU, REF & IOAPIC VOL=0.8V; for CPU at VDDL = 2.5V VOH = 1.7V; for CPU at VDDL = 2.5V IOL = 10mA; for PCICLK, SDRAM IOH = -10mA; for SDRAM, PCICLK IOL = 8mA; for fixed CLKs, CPU, REF & IOAPIC IOH = -8mA; for fixed CLKs, CPU, REF & IOAPIC IOL = 5mA; for CPU at VDDL = 2.5V IOH = -5mA; for CPU at VDDL = 2.5V @66.6 MHz; all outputs unloaded FS0, FS1 FS2 inputs MIN 2.0 19.0 16.0 10.0 2.4 2.4 2.1 150 TYP 30.0 -26.0 25.0 -22.0 18.0 -14.0 0.3 2.8 0.3 2.8 0.25 2.25 70 300 MAX 0.8 -16.0 -14.0 -8.0 0.4 0.4 0.4 120 450 UNITS V V mA mA mA mA mA mA V V V V mA mA mA K ohm
Note 1: Parameter is guaranteed by design and characterization. Not 100% tested in production.
3
|
|
