|Category||Timing Circuits => Clock Buffers => Latch (Register)|
|Company||Integrated Circuit System|
|Datasheet||Download SSTL16857C datasheet
Recommended Applications: DDR Memory Modules Provides complete DDR DIMM logic solution with ICS95V857 SSTL_2 compatible data registers Product Features: Differential clock signal Meets SSTL_2 signal data Supports SSTL_2 class & II specifications Low-voltage operation - VDD 2.7V 48 pin TSSOP package
Q1 Q2 GND VDDQ Q4 Q5 GND VDDQ Q6 Q7 VDDQ GND Q8 Q9 VDDQ GND Q11 Q12 VDDQ GND D1 D2 GND VDD D6 D7 CLK# CLK VDD GND VREF RESET# D11 D12 VDD GND D13 D14
Notes: H = High Signal Level L = Low Signal Level = Transition LOW-to-HIGH = Transition HIGH -to LOW X = Irrelevant Output level before the indicated steady state input conditions were established.6.10 mm. Body, 0.50 mm. pitch = TSSOP 4.40 mm. Body, 0.40 mm. pitch = TSSOP (TVSOP)
The is a universal bus driver designed for to 2.7V VDD operation and SSTL_2 I/O levels, except for the LVCMOS RESET# input. Data flow from Q is controlled by the differential clock (CLK/CLK#) and a control signal (RESET#). The positive edge of CLK is used to trigger the data flow and CLK# is used to maintain sufficient noise margins where as RESET#, an LVCMOS asynchronous signal, is intended for use at the time of power-up only. ICSSSTV16857C supports low-power standby operation. A logic level "Low" at RESET# assures that all internal registers and outputs (Q) are reset to the logic "Low" state, and all input receivers, data (D) and clock (CLK/CLK#) are switched off. Please note that RESET# must always be supported with LVCMOS levels at a valid logic state because VREF may not be stable during power-up. To ensure that outputs are at a defined logic state before a stable clock has been supplied, RESET# must be held at a logic "Low" level during power up. In the DDR DIMM application, RESET# is specified to be completely asynchronous with respect to CLK and CLK#. Therefore, no timing relationship can be guaranteed between the two signals. When entering a low-power standby state, the register will be cleared and the outputs will be driven to a logic "Low" level quickly relative to the time to disable the differential input receivers. This ensures there are no glitches on the output. However, when coming out of low-power standby state, the register will become active quickly relative to the time to enable the differential input receivers. When the data inputs are at a logic level "Low" and the clock is stable during the "Low"-to-"High" transition of RESET# until the input receivers are fully enabled, the design ensures that the outputs will remain at a logic "Low" level.
Storage Temperature. Supply Voltage. Input Voltage 1. Output Voltage 1,2. Input Clamp Current. Output Clamp Current. Continuous Output Current. VDD, VDDQ or GND Current/Pin. -0.5 to VDD -0.5 to VDDQ ±100 mA Notes: 1. The input and output negative voltage ratings may be excluded if the input and output clamp ratings are observed. 2. This current will flow only when the output is in the high state level V0 >VDDQ. 3. The package thermal impedance is calculated in accordance with JESD 51.
Package Thermal Impedance 3. 55°C/W Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. These ratings are stress specifications only and functional operation of the device at these or any other conditions above those listed in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.PARAMETER VDD VDDQ VREF VTT V IH (DC) V IH (AC) V IL (DC) V IL (DC) VIH IL V ICR VID VIX IOH IOL TA
DESCRIPTION Supply Voltage I/O Supply Voltage Reference Voltage Termination Voltage Input Voltage DC Input High Voltage AC Input High Voltage Data Inputs DC Input Low Voltage AC Input Low Voltage Input High Voltage Level RESET# Input Low Voltage Level Common mode Input Range CLK, CLK# Differential Input Voltage Cross Point Voltage of Differential Clock Pair High-Level Output Current Low-Level Output Current Operating Free-Air Temperature
|Some Part number from the same manufacture Integrated Circuit System|
|V385 Low Cost 8-bit LVDS Video Transmitter <<<>>>The V385 Transmitter Converts 28 Bits of 3.3 V<<<>>>cmos/ttl Into 4 Low Voltage Differential Signaling<<<>>>(LVDS) Data Streams While The Transmit Clock Input|
|V386 Low Cost 8-bit LVDS Video Receiver <<<>>>Cost-effective 8 Bit LVDS Receiver For Display Devices <<<>>>5 LVDS Channel Input<<<>>>24 Bit Ttl/cmos Data Input <<<>>>Pin/function Compatible With National DS90CF386,|
|ICS855011 Low Skew, 1-to-2 Differential-to-2.5V/3.3V CML Fanout BufferThe ICS855011 is a low skew, high performance 1-to-2 Differential-to-2.5V/3.3V CML Fanout Buffer and a member of the HiPerClockS™ family of High|
|ICS858011 Low Skew, 1-to-2 Differential LVPECL-to-CML Fanout BufferThe ICS858011 is a high speed 1-to-2 Differential-to-CML Fanout Buffer and is a member of the HiPerClockS™ family of high performance clock solutions|
|ICS858020 Low Skew, 1-to-4 Differential LVPECL-to-CML Fanout BufferThe ICS858020 is a high speed 1-to-4 Differential-to-CML Fanout Buffer and is a member of the HiPerClockS™ family of high performance clock solutions|
|ICS873034 Low Skew ÷2, ÷4, ÷8 Differential-to-2.5V, 3.3V LVPECL DividerThe ICS873034 is a low skew, high performance Differential-to-2.5V, 3.3V LVPECL/ECL Clock Generator and a member of the HiPerClockS™ family|
|ICS557-01 PCI-Express Clock SourceThe ICS557-01 is a clock chip designed for use in PCI-Express Cards as a clock source offered in a small 8-pin SOIC package. The clock provides a pair of differential HCSL (Host|
|ICS557-03 PCI-Express Clock Source The ICS557-03 is a spread spectrum clock generator supporting PCI-Express and Ethernet requirements. The device is used for PC or embedded systems to substantially reduce electromagnetic|
|ICS557-05A Quad Differential PCI-Express Clock Source The ICS557-05A is a spread-spectrum clock generator supporting PCI-Express requirements. The device is used in a PC or embedded systems to substantially reduce|
|ICS557-06 One to Four HCSL Clock Buffer The ICS557-06 is a one to four differential to HCSL (Host Clock Signal Level) clock buffer designed for use in PCI-Express applications. The device selects one of the two differential|
|ICS843001-21 FemtoClocks™ Crystal-to-3.3V LVPECL Frequency SynthesizerThe ICS843001-21 is a a highly versatile, low phase noise LVPECL Synthesizer which can generate low jitter reference clocks for a variety of communications|
|ICS1893AF 3.3-V 10Base-T/100Base-TX Integrated PHYceiverThe ICS1893AF is a lower cost, re-packaged version of the ICS1893Y-10 device. It is a fully integrated, Physical-Layer device (PHY) that is compliant with|
|ICS180-01 Low EMI Single-Output ClockThe ICS180-01 generates a low EMI output clock froma clock or crystal input. The device uses ICS’proprietary mix of analog and digital Phase LockedLoop (PLL) technology|
|ICS180-02 Low EMI Single-Output ClockThe ICS180-02 generates a low EMI output clock froma clock or crystal input. The device uses ICS’proprietary mix of analog and digital Phase-LockedLoop (PLL) technology|
|ICS180-03 Low EMI Single-Output ClockThe ICS180-03 generates a low EMI output clock froma clock or crystal input. The device uses ICS’proprietary mix of analog and digital Phase LockedLoop (PLL) technology|
CS_HCMOS : Frequency Range = 1.00 to 160.00 MHZ ;; Frequency Stability = ±50 to ±100 PPM ;; Dimensions Mm/inch = 7.0 X 5.0 X 2.0 .28 X .20 X .08 ;;.
CX-3V-SM : Crystal Oscillators->Surface Mount Crystal. Surface Mount Crystal. Miniature Surface Mount Quartz Crystal for Pierce Oscillators The CX-3V-SM quartz crystals are leadless devices designed for surface mounting on printed circuit boards or hybrid substrates. These miniature crystals are intended to be used in Pierce oscillators. They are hermetically sealed in a rugged, miniature ceramic package. They are manufactured.
DS1073Z-10A : Timekeeping, Timers, and Counters. DS1073Z-10A 97MHz EconOscillator.
DS1554 : 256K NV Y2KC Real Time Clocks RAM. Integrated NV SRAM, real time clock, crystal, power-fail control circuit and lithium energy source Clock registers are accessed identically to the static RAM; these registers are resident in the 16 top RAM locations Century byte register; i.e., Y2K complaint Totally nonvolatile with over 10 years of operation in the absence of power Precision power-on.
IMIZ9972BA : PLL Based Clock Distribution Device. Output frequency to 125 MHz 12 clock outputs: frequency configurable 350 ps max output-to-output skew Configurable output disable Two reference clock inputs for dynamic toggling Oscillator or crystal reference input Spread Spectrum-compatible Glitch-free output clocks transitioning 3.3V power supply Pin-compatible with MPC972 Industrial temperature.
K1526C : Package = 9 X 11 MM J-lead ;; Frequency = 2.000 to 80.000 MHZ ;; Output Logic = CMOS/ttl ;; Supply Voltage = 5.0 Volt.
MC10E111FNR2 : 5V Ecl 1:9 Differential Clock Driver, Package: Plcc, Pins=28. The is a low skew 1-to-9 differential driver, designed with clock distribution in mind. It accepts one signal input, which can be either differential or else single-ended if the VBB output is used. The signal is fanned out to 9 identical differential outputs. An enable input is also provided. A HIGH disables the device by forcing all Q outputs LOW and all Q outputs.
MK1420 : Clock Circuits. Opl3, Opl4 + Codec Clock Source. The MK1420 is the ideal way to generate clocks for new sound cards. The MK1420 provides clocks for Analog Devices' AD1848, Crystal Semiconductor's CS4231, and Yamaha's OPL3L, OPL3LS, and OPL4. The MK1420 uses either a 14.318 MHz crystal, a 14.318 MHz bus clock input to synthesize the clocks required to drive the codec, and the 33.868 MHz required for the FM or wavetable.
PI6C3Q991 : General Purpose PLL. 750ps Accuracy, 3.3V, Balanced, 3.75 to 85 MHZ. PI6C3Q99X family provides following products: PI6C3Q991: 32-pin PLCC version PI6C3Q993: 28-pin QSOP version Inputs are 5V Tolerant 4 pairs of programmable skew outputs Low skew: 200ps same pair; 250ps all outputs Selectable positive or negative edge synchronization: Excellent for DSP applications Synchronous output enable Input frequency: 3.75 MHz to 85 MHz Output.
QS5805A : General Purpose/. Guaranteed Low Skew CMOS Clock Driver/buffer. CMOS outputs Monitor output Rail-to-rail output voltage swing Input hysteresis for better noise margin Guaranteed low skew: 0.7ns output skew (same bank) 0.8ns output skew (different banks) 1.2ns part-to-part skew Std., A, and B speed grades Available in QSOP and SOIC packages The QS5805 clock buffer/driver circuits can be used for clock buffering schemes.
RF1171 : SAW Resonators. Frequency = 418.0 ;; = RF Filter. Ideal Front-End Filter for Wireless Receiver in the UK and USA Low-Loss, Coupled-Resonator Quartz Design Simple External Impedance Matching Rugged TO39 Hermetic Package The is a low-loss, compact, and economical surface-acoustic-wave (SAW) filter designed to provide front-end selectivity in 418.0 MHz receivers. Receiver designs using this filter include.
RO2119A : SAW Resonators. Frequency = 317.5 ;; = Resonator. Ideal for 318 MHz Superhet Receivers Very Low Series Resistance Quartz Stability Surface-Mount, Ceramic Case with 21 mm2 Footprint The is a true one-port, surface-acoustic-wave (SAW) resonator in a surface-mount, ceramic case. It provides reliable, fundamental-mode, quartz frequency stabilization of local oscillators operating at 317.5 MHz. This SAW is designed.
RO2188 : SAW Resonators. Frequency = 390.0 ;; = Resonator. Ideal for 390.0 MHz Transmitters Very Low Series Resistance Quartz Stability Rugged, Hermetic, TO39-3 Package The is a true one-port, surface-acoustic-wave (SAW) resonator in TO39-3 case. It provides reliable, fundamental-mode, quartz frequency stabilization of fixed-frequency transmitters operating at 390.0 MHz. Rating CW RF Power Dissipation DC Voltage.
TU-230 : Frequency Range = 10.00 to 40.00 MHZ ;; Frequency Stability = ±4.6 PPM ;; Dimensions Mm/inch = 19.5 X 12.9 X 10.6 .77 X .51 X .42 ;;.
TFS35A : Surface Acoustic Wave (SAW) Products Remark: Reference level for the relative attenuation arel of the TFS 35A is the minimum of the pass band attenuation amin. The minimum of the pass band attenuation amin is defined as the insertion loss ae. The reference frequency fc is the arithmetic mean value of the upper and lower frequencies at the 3 dB filter.
FX325BS : • Pb Free • 2.5 x 2.0 x 0.6mm • Fundamental to 54 MHz. OPTIONS Tolerances to 10 PPM Low Cost Stabilities to 10 PPM Fundamental to 50 MHz Tape and Reel (3,000 pcs. STD) Temperatures ~ +85ºC PART NUMBER Learn More - Internet Required Part Number 603-Frequency-xxxxx Model Number FX325BS Frequency Range (MHz) ~ 50.000 PARAMETERS Frequency Range Frequency Tolerance @ 25ºC Frequency Stability, ref @ 25ºC Over.
HMC509LP5 : MMIC VCO w/ HALF FREQUENCY OUTPUT 7.8 - 8.8 GHz General Functional Diagram The HMC509LP5 & HMC509LP5E are GaAs InGaP Heterojunction Bipolar Transistor (HBT) MMIC VCOs. The HMC509LP5 & HMC509LP5E integrate resonators, negative resistance devices, varactor diodes and feature a half frequency output. The VCO’s phase noise performance is excellent over.
AD9522-1 : 12 LVDS/24 CMOS Output Clock Generator With Integrated 2.4 GHz VCO The AD9522-11 provides a multioutput clock distribution function with subpicosecond jitter performance, along with an on-chip PLL and VCO. The on-chip VCO tunes from 2.27 GHz to 2.65 GHz. An external 3.3 V/5 V VCO/VCXO of up to 2.4 GHz can also be used. The AD9522 serial interface supports.