Details, datasheet, quote on part number: 5429FCT52CTQ
Part5429FCT52CTQ
CategoryInterface and Interconnect
DescriptionFast CMOS Octal Registered Transceivers
CompanyIntegrated Device Technology, Inc.
DatasheetDownload 5429FCT52CTQ datasheet
Quote
Find where to buy
 
  

 

Features, Applications

Common features: ­ Low input and output leakage 1ľA (max.) ­ CMOS power levels ­ True TTL input and output compatibility ­ VOH = 3.3V (typ.) ­ VOL = 0.3V (typ.) ­ Meets or exceeds JEDEC standard 18 specifications ­ Product available in Radiation Tolerant and Radiation Enhanced versions ­ Military product compliant to MIL-STD-883, Class B and DESC listed (dual marked) ­ Available in DIP, SOIC, SSOP, QSOP, CERPACK and LCC packages Features for B, C and D speed grades ­ High drive outputs (-15mA IOH, 64mA IOL) ­ Power off disable outputs permit "live insertion" Features for A, B and C speed grades ­ Resistor outputs (-15mA IOH, 12mA IOL Com.) (-12mA IOH, 12mA IOL Mil.) ­ Reduced system switching noise

The IDT29FCT52AT/BT/CT/DT and IDT29FCT53AT/BT/ CT are 8-bit registered transceivers built using an advanced dual metal CMOS technology. Two 8-bit back-to-back registers store data flowing in both directions between two bidirectional buses. Separate clock, clock enable and 3-state output enable signals are provided for each register. Both A outputs and B outputs are guaranteed to sink 64mA. The IDT29FCT52AT/BT/CT/DT and IDT29FCT2052AT/BT/ CT are non-inverting options of the IDT29FCT53AT/BT/CT. The IDT29FCT2052AT/BT/CT has balanced drive outputs with current limiting resistors. This offers low ground bounce, minimal undershoot and controlled output fall times-reducing the need for external series terminating resistors. The IDT29FCT2052T part is a plug-in replacement for IDT29FCT52T part.

The IDT logo is a registered trademark of Integrated Device Technology, Inc.

Name A0-7 B0-7 CPA I/O Description Eight bidirectional lines carrying the A Register inputs or B Register outputs. Eight bidirectional lines carrying the B Register inputs or A Register outputs. Clock for the A Register. When CEA is LOW, data is entered into the A Register on the LOW-to-HIGH transition of the CPA signal. Clock Enable for the A Register. When CEA is LOW, data is entered into the A Register on the LOW-to-HIGH transition of the CPA signal. When CEA is HIGH, the A Register holds its contents, regardless of CPA signal transitions.

Output Enable for the A Register. When OEB is LOW, the A Register outputs are enabled onto the B0-7 lines. When OEB is HIGH, the B0-7 outputs are in the high-impedance state. Clock for the B Register. When CEB is LOW, data is entered into the B Register on the LOW-to-HIGH transition of the CPB signal.

Clock Enable for the B Register. When CEB is LOW, data is entered into the B Register on the LOW-to-HIGH transition of the CPB signal. When CEB is HIGH, the B Register holds its contents, regardless of CPB signal transitions. Output Enable for the B Register. When OEA is LOW, the B Register outputs are enabled onto the A0-7 lines. OEA is HIGH, the A0-7 outputs are in the high-impedance state. When

NOTE: H = HIGH Voltage Level L = LOW Voltage Level X = Don't Care = No Change = LOW-to-HIGH Transition

NOTE: H = HIGH Voltage Level L = LOW Voltage Level X = Don't Care Z = High Impedance

Symbol Rating Commercial VTERM(2) Terminal Voltage to +7.0 with Respect to GND VTERM(3) Terminal Voltage ­0.5 to with Respect to VCC +0.5 GND TA Operating to +70 Temperature TBIAS Temperature to +125 Under Bias TSTG Storage to +125 Temperature PT Power Dissipation 0.5 I OUT DC Output Current to +120 Military to +7.0 Unit V

Symbol Parameter(1) CIN Input Capacitance COUT Output Capacitance Conditions VIN = 0V VOUT = 0V Typ. 6 8 Max. Unit pF 12

NOTE: 1. This parameter is measured at characterization but not tested.

2529 lnk 04 NOTES: 1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability. No terminal voltage may exceed VCC by +0.5V unless otherwise noted. 2. Input and VCC terminals only. 3. Outputs and I/O terminals only.


 

Related products with the same datasheet
5429FCT2052ATDB
5429FCT2052ATE
5429FCT2052ATEB
5429FCT2052ATL
5429FCT2052ATLB
5429FCT2052ATP
5429FCT2052ATPB
5429FCT2052ATPY
5429FCT2052ATPYB
5429FCT2052ATQ
5429FCT2052ATQB
5429FCT2052ATSO
Some Part number from the same manufacture Integrated Device Technology, Inc.
5429FCT52CTQB Fast CMOS Octal Registered Transceivers
59910A Low Skew PLL Clock Driver Turboclock Jr.
5991A Programmable Skew PLL Clock Driver Turboclock
59920A Low Skew PLL Clock Driver Turboclock Jr.
5992A Programmable Skew PLL Clock Driver Turboclock
5993A
5T2010 2.5V Zero Delay PLL Clock Driver Teraclock
5T2110 2.5V Zero Delay PLL Differential Clock Driver Teraclock
5T905 2.5V Single Data Rate 1:5 Clock Buffer Terabuffer
5T9050 2.5V Single Data Rate 1:5 Clock Buffer Terabuffer Jr.
5T907 2.5V Single Data Rate 1:10 Clock Buffer Terabuffer
5T9070 2.5V Single Data Rate 1:10 Clock Buffer Terabuffer Jr.
5T915 2.5V Differential 1:5 Clock Buffer Terabuffer
5T940 Precision Clock Generator
5T9820 2:10 Zero-delay Buffer With Single-ended Outputs NL68
5T9820NLI 2:10 Zero-delay Buffer
5T9821 2:6 Zero-delay Buffer With Complementary Outputs
5T9821NLI 2:6 Zero-delay Buffer w/ Complementary Outputs Lvttl, Hstl, Ehstl, Lvpecl Lvttl, Hstl, Ehstl 68-VFQFPN
5T9890 2:10 Programmable-skew Buffer With Single-ended Outputs
5T9890NLI 2:10 Programmable-skew Buffer Lvttl, Hstl, Ehstl, Lvpecl Lvttl, Hstl, Ehstl 68-VFQFPN
5T9891 2:6 Programmable-skew Buffer With Complementary Outputs

74ALVCH32373 : 3.3V CMOS 32-BIT Transparent D-type Latch With 3-STATE Outputs And Bus-hold

IDT7130LA20CB : Multi-Ports 1K X 8 Dual-port RAM

IDT7217L65J : DSP Block DSP 16x16

IDT74821CTQ : High-prerformance Smos Bus Interface Register

IDT74FCT521CTQB : 8-BIT Identity Comparator

IDT59920-7SO : Programmable SKEW PLL Clock Driver Turboclock

IDT6116SA25SOGI : 2K X 8 STANDARD SRAM, 120 ns, CDIP24 Specifications: Memory Category: SRAM Chip ; Density: 16 kbits ; Number of Words: 2 k ; Bits per Word: 8 bits ; Package Type: DIP, 0.600 INCH, CERAMIC, DIP-24 ; Pins: 24 ; Logic Family: CMOS ; Supply Voltage: 5V ; Access Time: 120 ns ; Operating Temperature: -55 to 125 C (-67 to 257 F)

IDT72825LB15PFG : 1K X 18 BI-DIRECTIONAL FIFO, 6.5 ns, PBGA121 Specifications: Memory Category: FIFO ; Density: 18 kbits ; Number of Words: 1 k ; Bits per Word: 18 bits ; Package Type: BGA, 16 X 16 MM, GREEN, PLASTIC, BGA-121 ; Pins: 121 ; Logic Family: CMOS ; Supply Voltage: 5V ; Access Time: 6.5 ns ; Cycle Time: 10 ns ; Operating Temperature: 0 to 70 C (32 to

IDT72V51333L6BBG8 : 32K X 18 OTHER FIFO, 3.7 ns, PBGA256 Specifications: Memory Category: FIFO ; Density: 590 kbits ; Number of Words: 32 k ; Bits per Word: 18 bits ; Package Type: BGA, 17 X 17 MM, 1 MM PITCH, PLASTIC, BGA-256 ; Pins: 256 ; Logic Family: CMOS ; Supply Voltage: 3.3V ; Access Time: 3.7 ns ; Cycle Time: 6 ns ; Operating Temperature: 0 to 70

IDT74FCT88915TT100PYBG : FCT SERIES, LOW SKEW CLOCK DRIVER, 5 TRUE OUTPUT(S), 5 INVERTED OUTPUT(S), CDIP20 Specifications: Device Type: Clock Driver ; Bus Interface: CMOS ; Package Type: CERDIP-20 ; Supply Voltage: 4.75 to 5.25 volts ; Skew: 700 ps ; Operating Temperature: 0.0 to 70 C (32 to 158 F) ; Features / Standards: RoHS, Lead-Free

411MLF : 411 SERIES, PLL BASED CLOCK DRIVER, 3 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO8 Specifications: Device Type: Clock Driver ; Package Type: Surface Mount, SOIC, 0.150 INCH, ROHS COMPLIANT, SOIC-8 ; Supply Voltage: 3 to 3.6 volts ; Operating Temperature: 0.0 to 70 C (32 to 158 F) ; Features / Standards: RoHS, Lead-Free

 
0-C     D-L     M-R     S-Z