Digchip : Database on electronics components
 
Member, Distributor  
Log In
Email:
Password:


Part: 70V908

Category:
 Interface and Interconnect
             -> Multi-Ports

Description: 64K X 8 Sync, 3.3V Dual-port RAM, Pipelined/flow-through

Company: Integrated Device Technology, Inc.

Datasheet: Download 70V908 datasheet     File size : 115 kB

Request For quote: Find where to buy 70V908



Datasheet text preview:
HIGH-SPEED 3.3V 64K x 8 SYNCHRONOUS DUAL-PORT STATIC RAM
Features:
x x

IDT70V9089S/L

x

x

x

True Dual-Ported memory cells which allow simultaneous access of the same memory location High-speed clock to data access ­ Commercial: 9/12/15ns (max.) Low-power operation ­ IDT70V9089S Active: 429mW (typ.) Standby: 3.3mW (typ.) ­ IDT70V9089L Active: 429mW (typ.) Standby: 660mW (typ.) Flow-Through or Pipelined output mode on either port via the FT/PIPE pin Counter enable and reset features

x

x

x x

x

Dual chip enables allow for depth expansion without additional logic Full synchronous operation on both ports ­ 4ns setup to clock and 1ns hold on all control, data, and address inputs ­ Data input, address, and control registers ­ Fast 9ns clock to data out in the Pipelined output mode ­ Self-timed write allows fast cycle time ­ 15ns cycle time, 66MHz operation in the Pipelined output mode LVTTL- compatible, single 3.3V (±0.3V) power supply Industrial temperature range (­40°C to +85°C) is available for selected speeds Available in a 100 pin Thin Quad Flatpack (TQFP) package

Functional Block Diagram
R/WL OEL CE0L CE1L R/WR OER CE0R CE1R

1 0 0/1

1 0 0/1

FT/PIPEL

0/1

1

0

0

1

0/1

FT/PIPER

I/O0L - I/O7L I/O Control I/O Control

I/O0R - I/O7R

A15L A0L CLKL ADSL CNTENL CNTRSTL Counter/ Address Reg. MEMORY ARRAY Counter/ Address Reg.

A15R A0R CLKR ADSR CNTENR CNTRSTR
3750 drw 01

JANUARY 2001
1
©2000 Integrated Device Technology, Inc. DSC 3750/6

IDT70V9089S/L High Speed 3.3V 64K x 8 Synchronous Dual-Port Static RAM

Industrial and Commercial Temperature Ranges

Description:
The IDT70V9089 is a high-speed 64K x 8 bit synNchronous DualPort RAM. The memory array utilizes Dual-Port memory cells to allow simultaneous access of any address from both ports. Registers on control, data, and address inputs provide minimal setup and hold times. The timing latitude provided by this approach allows systems to be designed with very short cycle times. With an input data register, the IDT70V9089 has been optimized for applications having unidirectional or bidirectional data flow in bursts. An automatic power down feature, controlled by CE0 and CE1, permits the on-chip circuitry of each port to enter a very low standby power mode. Fabricated using IDT's CMOS high-performance technology, these devices typically operate on only 429mW of power.

Pin Configurations(1,2,3)
Index

NC NC A7L A8L A9L A10L A11L A12L A13L A14L A15L NC VC C NC NC NC NC CE0L CE1L CNTRSTL R/WL OEL FT/PIPEL NC NC

100 99 98 97 96 9 5 9 4 93 92 91 90 8 9 8 8 87 86 85 8 4 8 3 82 81 80 79 78 7 7 7 6 75 74 3 73 1 2 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 72 71 70 69 68 67

NC NC A6L A5L A4L A3L A2L A1L A0L CNTENL CLKL ADSL GND ADSR CLKR CNTENR A0R A1R A2R A3R A4R A5R A6R NC NC

IDT70V9089PF PN100-1(4) 100-PIN TQFP TOP VIEW(5)

66 65 64 63 62 61 60 59 58 57 56 55 54 53 52

51 25 2 6 27 28 29 30 3 1 3 2 33 34 35 36 3 7 3 8 39 40 41 42 4 3 4 4 45 46 47 48 49 5 0

NC NC A7R A8R A9R A10R A11R A12R A13R A14R A15R NC GND NC NC NC NC CE0R CE1R CNTRSTR R/WR OER FT/PIPER GND NC
3750 drw 0 2

,

NOTES: 1 . All Vcc pins must be connected to power supply. 2 . All GND pins must be connected to ground. 3 . Package body is approximately 14mm x 14mm x 1.4mm. 4 . This package code is used to reference the package diagram. 5 . This text does not indicate orientation of the actual part-marking.

GND NC I/O7L I/O6L I/O5L I/O4L I/O3L I/O2L GND I/OIL I/O0L VCC GND I/O0R I/O1R I/O2R VCC I/O3R I/O4R I/O5R I/O6R I/O7R NC NC NC

2 6.42

IDT70V9089S/L High Speed 3.3V 64K x 8 Synchronous Dual-Port Static RAM

Industrial and Commercial Temperature Ranges

Pin Names
Left Port C E0L, CE1L R/WL OEL A0L - A15L I/O0L - I/O7L CLKL AD SL CN TENL C NTRSTL FT/PIPEL Right Port C E0R, CE1R R/WR OER A0R - A15R I/O0R - I/O7R CLKR AD SR CN TENR C NTRSTR FT/PIPER VCC GND Names Chip Enables Read/Write Enable Output Enable Add res s Data Input/Output Clo ck Add res s Strobe Counter Enable Counter Reset Flo w-Through/Pipe line Powe r Ground
3750 tbl 01

Tr uth Table IRead/Write and Enable Control(1,2,3)
OE
X X X L H CLK X

CE0
H X L L L

CE1
X L H H H

R/ W X X L H X

I /O0 -7 Hi g h-Z Hi g h-Z DIN DO UT Hi g h-Z

M ode De s e l e c te d De s e l e c te d Write Re ad Outp uts Disabled
3 750 tbl 02

NOTES: 1. "H" = VIH, "L" = VIL, "X" = Don't Care. 2. ADS, CNTEN, CNTRST = X. 3. OE is an asynchronous input signal.

Tr uth Table IIAddress Counter Control(1,2)
Address X An An X Previ ous Address X X Ap Ap Addr Used 0 An Ap Ap + 1 CLK(6) AD S X L
(4)

CN TEN X X H L
(5)

C NTRST L
(4)

I/ O(3) DI/O(0) DI/O (n) DI/O(p ) DI/O (p + 1) Co unte r Reset to Address 0 External Address Used

MODE

H H H

H H

External Address Blocked--Counter disabled (Ap reused) Co unte r Enabled--Internal Address generation
3750 tbl 03

NOTES: 1 . "H" = VIH, "L" = VIL, "X" = Don't Care. 2 . CE 0 and OE = VIL; CE1 and R/W = VIH. 3 . Outputs configured in Flow-Through Output mode; if outputs are in Pipelined mode the data out will be delayed by one cycle. 4 . ADS is independent of all other signals including CE0 and CE1. 5 . The address counter advances if CNTEN = VIL on the rising edge of CLK, regardless of all other signals including CE0 and CE1.

6.42 3

IDT70V9089S/L High Speed 3.3V 64K x 8 Synchronous Dual-Port Static RAM

Industrial and Commercial Temperature Ranges

Recommended Operating Temperature and Supply Voltage(1,2)
Grade Comme rcial Industrial Ambient Temperature 0OC to +70OC -40OC to +85OC GND 0V 0V Vcc 3.3V + 0.3V 3.3V + 0.3V
3750 tbl 04

Recommended DC Operating Conditions
Symbol VCC GND VIH V IL Parameter Sup ply Voltage Gro und Input High Voltage Input Low Voltage Min. 3. 0 0 2. 2 -0.3(2) Typ. 3. 3 0
____

Max. 3. 6 0 VCC + 0.3V(1) 0. 8

Unit V V V V
37 50 tbl 05

NOTES: 1 . This is the parameter TA. This is the "instant on" case temperature. 2 . Industrial temperature: for specific speeds, packages and powers contact your sales office.

____

NOTES: 1 . VTERM must not exceed VCC +0.3V. 2 . VIL > -1.5V for pulse width less than 10ns.

Absolute Maximum Ratings(1)
Symbol VTERM(2) Rati ng Te rminal Voltage with Respect to GND Te mp e rature Und e r Bias Sto rag e Te mp e rature DC Output Curre nt Commercial & Industrial -0.5 to +4.6 Uni t V

Capacitance (TA = +25°C, f = 1.0MHz)
Symbol CIN COUT
(3)

Parameter(1) Inp ut Capacitance Outp ut Capacitance

Conditions(2) VIN = 3dV V OUT = 3dV

Max. 9 10

Unit pF pF
3750 tbl 07

TBIAS TSTG IO UT

-55 to +125 -65 to +150 50

o

C C

o

NOTES: 1 . These parameters are determined by device characterization, but are not production tested. 2 . 3dV references the interpolated capacitance when the input and output switch from 0V to 3V or from 3V to 0V. 3 . COUT also references CI/O.

mA
3750 tbl 06

NOTES: 1 . Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability. 2 . VTERM must not exceed VCC +0.3V for more than 25% of the cycle time or 10ns maximum, and is limited to Vcc + 0.3V.

4 6.42

IDT70V9089S/L High Speed 3.3V 64K x 8 Synchronous Dual-Port Static RAM

Industrial and Commercial Temperature Ranges

DC Electrical Characteristics Over the Operating Temper ature and Supply Voltage Range (VCC = 3.3V ± 0.3V)
70V9089S Symbol |ILI| |ILO| V OL VOH Param eter Input Leakage Current(1) Output Leakage Current Output Low Voltage Output High Voltage Test Conditions VCC = 3.3V, VIN = 0V to VCC C E0 = VIH or CE1 = VIL, VOUT = 0V to VCC IOL = +4mA IOH = -4mA Min.
___

70V9089L Min.
___

Max. 10 10 0.4
___

Max. 5 5 0.4
___

Unit µA µA V V
3750 tbl 08

___

___

___

___

2.4

2.4

NOTE: 1 . At Vcc < 2.0V input leakages are undefined.

DC Electrical Characteristics Over the Operating Temper ature and Supply Voltage Range(6,7) (VCC = 3.3V ± 0.3V)
70V9089X9 Com 'l Only Symbol ICC Param eter Dynamic Operating Current (Both Ports Active) Test Condition C EL and CER = VIL Outputs Disabled f = fMAX(1) Version COM'L IND COM'L IND C E"A " = VIL and C E"B " = VIH(3) Activ e Port Outputs Disabled, f= fMAX(1) Both Ports CER and C EL > VCC - 0.2V VIN > VCC - 0.2V or VIN VCC - 0.2V(5) VIN > VCC - 0.2V or VIN < 0.2V, Active Port Outp uts Disabled, f = fMAX(1) COM'L IND COM'L IND COM'L IND S L S L S L S L S L S L S L S L S L S L Typ.(4) 180 180
____ ____

70V9089X12 Com 'l Only Typ.(4) 150 150
____ ____

70V9089X15 Com 'l Only Typ.(4) 130 130
____ ____

Max. 260 225
____ ____

Max. 240 205
____ ____

Max. 220 185
____ ____

Unit mA

ISB 1

Standb y Current (Both Ports - TTL Le ve l Inputs)

C EL and CER = VIH f = fMAX(1)

50 50
____ ____

75 65
____ ____

40 40
____ ____

65 50
____ ____

30 30
____ ____

55 35
____ ____

mA

ISB 2

Standb y Current (One Port - TTL Le ve l Inputs)

110 110
____ ____

170 150
____ ____

100 100
____ ____

160 140
____ ____

90 90
____ ____

150 130
____ ____

mA

ISB 3

Full Standby Current (Both Ports CMOS Level Inputs)

1.0 0.4
____ ____

5 3
____ ____

1.0 0.4
____ ____

5 3
____ ____

1.0 0.4
____ ____

5 3
____ ____

mA

ISB 4

Full Standby Current (One Port CMOS Level Inputs)

100 100
____ ____

160 140
____ ____

90 90
____ ____

150 130
____ ____

80 80
____ ____

140 120
____ ____

mA

NOTES: 1 . At f = fMAX, address and control lines (except Output Enable) are cycling at the maximum frequency clock cycle of 1/tCYC, using "AC TEST CONDITIONS" at input levels of GND to 3V. 2 . f = 0 means no address, clock, or control lines change. Applies only to input at CMOS level standby. 3 . Port "A" may be either left or right port. Port "B" is the opposite from port "A". 4 . Vcc = 3.3V, TA = 25°C for Typ, and are not production tested. ICC DC(f=0) = 90mA (Typ). 5 . CEX = VIL means CE0X = VIL and CE1X = VIH CEX = VIH means CE0X = VIH or CE1X = VIL CEX VCC - 0.2V CEX > VCC - 0.2V means CE0X > VCC - 0.2V or CE1X < 0.2V "X" represents "L" for left port or "R" for right port. 6 . 'X' in part number indicates power rating (S or L). 7 . Industrial temperature: for specific speeds, packages and powers contact your sales office.

3750 tbl 09

6.42 5




Others parts begin by 70
70-1   70-2   70-3