Digchip : Database on electronics components
Electronic components database
Search:                      In section:
Member, Distributor  
Log In
Email:
Password:

Details, datasheet, quote on part number:74ALVCH162334
 
 
Part:74ALVCH162334
Category:Logic
Description:3.3V CMOS 16-BIT Universal Bus Driver With 3-STATE Outputs And Bus-hold
Company:Integrated Device Technology, Inc.
Datasheet:Download 74ALVCH162334 datasheet   File size : 71 kB
Request For quote:  Find where to buy 74ALVCH162334
 



Datasheet text preview:
IDT74ALVCH162334 3.3V CMOS 16-BIT UNIVERSAL BUS DRIVER WITH 3-STATE OUTPUTS

INDUSTRIAL TEMPERATURE RANGE

3.3V CMOS 16-BIT UNIVERSAL BUS DRIVER WITH 3-STATE OUTPUTS AND BUS-HOLD
FEATURES:
· 0.5 MICRON CMOS Technology · Typical tSK(o) (Output Skew) 2000V per MIL-STD-883, Method 3015; > 200V using machine model (C = 200pF, R = 0) · VCC = 3.3V ± 0.3V, Normal Range · VCC = 2.7V to 3.6V, Extended Range · VCC = 2.5V ± 0.2V · CMOS power levels (0.4µ W typ. static) µ · Rail-to-Rail output swing for increased noise margin · Available in SSOP, TSSOP, and TVSOP packages

IDT74ALVCH162334

DESCRIPTION:
This 16-bit universal bus driver is built using advanced dual metal CMOS technology. Data flow from A to Y is controlled by the output-enable (OE) input. The device operates in the transparent mode when the latch-enable (LE) input is low. When LE is high, the A data is latched if the clock (CLK) input is held at a high or low logic level. If LE is high, the A data is stored in the latch/flipflop on the low-to-high transition of CLK. When OE is high, the outputs are in the high-impedance state. The ALVCH162334 has series resistors in the device output structure which will significantly reduce line noise when used with light loads. This driver has been designed to drive ±12mA at the designated threshold levels. The ALVCH162334 has "bus-hold" which retains the inputs' last state whenever the input bus goes to a high impedance. This prevents floating inputs and eliminates the need for pull-up/down resistors.

DRIVE FEATURES:
· Balanced Output Drivers: ±12mA · Low switching noise

APPLICATIONS:
· SDRAM Modules · PC Motherboards · Workstations

FUNCTIONAL BLOCK DIAGRAM
1

OE

C LK

48

LE

25

A1

47

1D

2

Y1

C1 C LK

T O 15 OTHER CHANNELS

The IDT logo is a registered trademark of Integrated Device Technology, Inc.

INDUSTRIAL TEMPERATURE RANGE
1
© 1999 Integrated Device Technology, Inc.

MARCH 1999
DSC-4486/2

IDT74ALVCH162334 3.3V CMOS 16-BIT UNIVERSAL BUS DRIVER WITH 3-STATE OUTPUTS

INDUSTRIAL TEMPERATURE RANGE

PIN CONFIGURATION
OE Y1 Y2 GND Y3 Y4 VCC Y5 Y6 GND Y7 Y8 Y9 Y10 GND Y11 Y12 V CC Y13 Y14 GND Y15 Y16 NC 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 48 47 46 45 44 43 42 41 40 39 38 37 36 35 34 33 32 31 30 29 28 27 26 25 C LK A1 A2 GND

ABSOLUTE MAXIMUM RATINGS(1)
Symbol VTERM(2) VTERM(3) TSTG IOUT IIK IOK
A3 A4 VCC A5 A6 GND A7 A8 A9 A10 GND A11 A12 VCC A13 A14 GND A15 A16 LE

Description Terminal Voltage with Respect to GND Terminal Voltage with Respect to GND Storage Temperature DC Output Current Continuous Clamp Current, VI VCC Continuous Clamp Current, VO < 0 Continuous Current through each VCC or GND

Max ­0.5 to +4.6 ­0.5 to VCC+0.5 ­65 to +150 ­50 to +50 ± 50 ­50 ±100

Unit V V °C mA mA mA mA

ICC ISS

NOTES: 1 . Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability. 2 . VCC terminals. 3 . All terminals except VCC.

CAPACITANCE (TA = +25°C, F = 1.0MHz)
Symbol CI N CO U T CI / O Parameter(1) Input Capacitance Output Capacitance I/O Port Capacitance Conditions VIN = 0V VOUT = 0V VIN = 0V Typ. 5 7 7 Max. 7 9 9 Unit pF pF pF

NOTE: 1 . As applicable to the device type.

FUNCTION TABLE(1)
Inputs OE H L L L L L LE X L L H H H CLK X X X L or H Ax X L H L H X Outputs Yx Z L H L H Y0
(2)

SSOP/ TSSOP/ TVSOP TOP VIEW

PIN DESCRIPTION
Pin Names OE CLK LE Ax Yx NC Description 3-State Output Enable Inputs (Active LOW) Register Input Clock Latch Enable (Transparent LOW) Data Inputs
(1)

NOTE: 1 . H = HIGH Voltage Level L = LOW Voltage Level X = Don't Care Z = High Impedance = LOW-to-HIGH transition 2 . Output level before the indicated steady-state input conditions were established.

3-State Outputs No Internal Connection

NOTE: 1 . These pins have "Bus-Hold". All other pins are standard inputs, outputs, or I/Os.

2

IDT74ALVCH162334 3.3V CMOS 16-BIT UNIVERSAL BUS DRIVER WITH 3-STATE OUTPUTS

INDUSTRIAL TEMPERATURE RANGE

DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE
Following Conditions Apply Unless Otherwise Specified: Operating Condition: TA = ­40°C to +85°C
Symbol VIH Parameter Input HIGH Voltage Level VCC = 2.3V to 2.7V VCC = 2.7V to 3.6V VIL IIH IIL IOZH IOZL VIK VH ICCL ICCH ICCZ ICC Input LOW Voltage Level Input HIGH Current Input LOW Current High Impedance Output Current (3-State Output pins) Clamp Diode Voltage Input Hysteresis Quiescent Power Supply Current VCC = 2.3V, IIN = ­18mA VCC = 3.3V VCC = 3.6V VIN = GND or VCC One input at VCC - 0.6V, other inputs at VCC or GND VCC = 2.3V to 2.7V VCC = 2.7V to 3.6V VCC = 3.6V VCC = 3.6V VCC = 3.6V VI = VCC VI = GND VO = VCC VO = GND Test Conditions Min. 1.7 2 -- -- -- -- -- -- -- -- -- Typ.(1) -- -- -- -- -- -- -- -- ­0.7 100 0.1 Max. -- -- 0.7 0.8 ±5 ±5 ±10 ±10 ­1.2 -- 40 V mV µA µA µA µA V Unit V

Quiescent Power Supply Current Variation

--

--

750

µA

NOTE: 1 . Typical values are at VCC = 3.3V, +25°C ambient.

BUS-HOLD CHARACTERISTICS
Symbol IBHH IBHL IBHH IBHL IBHHO IBHLO
NOTES: 1 . Pins with Bus-Hold are identified in the pin description. 2 . Typical values are at VCC = 3.3V, +25°C ambient.

Parameter(1) Bus-Hold Input Sustain Current Bus-Hold Input Sustain Current Bus-Hold Input Overdrive Current VCC = 3V VCC = 2.3V VCC = 3.6V

Test Conditions VI = 2V VI = 0.8V VI = 1.7V VI = 0.7V VI = 0 to 3.6V

Min. ­ 75 75 ­ 45 45 --

Typ.(2) -- -- -- -- --

Max. -- -- -- -- ±500

Unit µA µA µA

3

IDT74ALVCH162334 3.3V CMOS 16-BIT UNIVERSAL BUS DRIVER WITH 3-STATE OUTPUTS

INDUSTRIAL TEMPERATURE RANGE

OUTPUT DRIVE CHARACTERISTICS
Symbol VOH Parameter Output HIGH Voltage VCC = 2.3V VCC = 2.7V VCC = 3V VOL Output LOW Voltage VCC = 2.3V to 3.6V VCC = 2.3V VCC = 2.7V VCC = 3V Test Conditions(1) VCC = 2.3V to 3.6V IOH = ­ 0.1mA IOH = ­ 4mA IOH = ­ 6mA IOH = ­ 4mA IOH = ­ 8mA IOH = ­ 6mA IOH = ­ 12mA IOL = 0.1mA IOL = 4mA IOL = 6mA IOL = 4mA IOL = 8mA IOL = 6mA IOL = 12mA Min. VCC ­ 0.2 1.9 1.7 2.2 2 2.4 2 -- -- -- -- -- -- -- Max. -- -- -- -- -- -- -- 0.2 0.4 0.55 0.4 0.6 0.55 0.8 V Unit V

NOTE: 1 . VIH and VIL must be within the min. or max. range shown in the DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE table for the appropriate VCC range. TA = ­ 40°C to + 85°C.

OPERATING CHARACTERISTICS, TA = 25°C
VCC = 2.5V ± 0.2V Symbol CPD CPD Parameter Power Dissipation Capacitance Outputs enabled Power Dissipation Capacitance Outputs disabled Test Conditions CL = 0pF, f = 10Mhz Typical 32 7 VCC = 3.3V ± 0.3V Typical 37 11.5 Unit pF

4

IDT74ALVCH162334 3.3V CMOS 16-BIT UNIVERSAL BUS DRIVER WITH 3-STATE OUTPUTS

INDUSTRIAL TEMPERATURE RANGE

SWITCHING CHARACTERISTICS(1)
VCC = 2.5V ± 0.2V Symbol fMAX tPLH tPHL tPLH tPHL tPLH tPHL tPZH tPZL tPHZ tPLZ tW tW tSU tSU tSU tH tH tSK(O) Propagation Delay Ax to Yx Propagation Delay LE to Yx Propagation Delay CLK toYx Output Enable Time OE to Yx Output Disable Time OE to Yx Pulse Duration, LE LOW Pulse Duration, CLK HIGH or LOW Set-up Time, data before CLK Set-up Time, data before LE, CLK HIGH Set-up Time, data before LE, CLK LOW Hold Time, data after CLK Hold Time, data after LE, CLK HIGH or LOW Output Skew(2) 3.3 3.3 1.4 1.2 1.4 0.9 1.2 -- -- -- -- -- -- -- -- -- 3.3 3.3 1.7 1.6 1.5 0.9 1.1 -- -- -- -- -- -- -- -- -- 3.3 3.3 1.5 1.3 1.2 0.9 1.1 -- -- -- -- -- -- -- -- 500 ns ns ns ns ns ns ns ps 1 4.7 -- 5.1 1.7 5 ns 1 6.4 -- 6.4 1.1 5.4 ns 1 5.2 -- 5.4 1 4.9 ns 1 5.8 -- 6 1.3 5 ns Parameter Min. 150 1 Max. -- 4.4 VCC = 2.7V Min. 150 -- Max. -- 4.5 VCC = 3.3V ± 0.3V Min. 150 1.1 Max. -- 3.9 Unit MHz ns

NOTES: 1 . See TEST CIRCUITS AND WAVEFORMS. TA = ­ 40°C to + 85°C. 2 . Skew between any two outputs of the same package and switching in the same direction.

5