|
Details, datasheet, quote on part number:74ALVCHR162269A
| |
Datasheet text preview:
IDT74ALVCH162269A 3.3V CMOS 12-BIT TO 24-BIT REGISTERED BUS EXCHANGER
INDUSTRIAL TEMPERATURE RANGE
3.3V CMOS 12-BIT TO 24-BIT REGISTERED BUS EXCHANGER WITH 3-STATE OUTPUTS AND BUS-HOLD
· 0.5 MICRON CMOS Technology · Typical tSK(o) (Output Skew) 2000V per MIL-STD-883, Method 3015; > 200V using machine model (C = 200pF, R = 0) · VCC = 3.3V ± 0.3V, Normal Range · VCC = 2.7V to 3.6V, Extended Range · VCC = 2.5V ± 0.2V · CMOS power levels (0.4µ W typ. static) µ · Rail-to-Rail output swing for increased noise margin · Available in SSOP, TSSOP, and TVSOP packages
IDT74ALVCHR162269A
FEATURES:
DESCRIPTION:
DRIVE FEATURES: APPLICATIONS:
· Balanced Output Drivers: ±12mA · Low Switching Noise
· 3.3V high speed systems · 3.3V and lower voltage computing systems
This 12-bit to 24-bit registered bus exchanger is used in applications in which two separate ports must be multiplexed onto, or demultiplexed from, a single port. It is particularly suitable as an interface between synchronous DRAMs and high-speed microprocessors. Data is stored in the internal B-port registers on the low-to-high transition of the clock (CLK) input when the appropriate clock-enable (CLKENA) inputs are low. Proper control of these inputs allows two sequential 12-bit words to be presented as a 24-bit word on the B-port. For data transfer in the B-to-A direction, a single storage register is provided. The select SEL line selects 1B or 2B data for the A outputs. The register on the A output permits the fastest possible data transfer, thus extending the period during which the data is valid on the bus. The control terminals are registered so that all transactions are synchronous with CLK. Data flow is controlled by the active-low output enables (OEA, OEB1 and OEB2). The ALVCHR162269A has series resistors in the device output structure which will significantly reduce line noise when used with light loads. This driver has been designed to drive ±12mA at the designated threshold levels. The ALVCHR162269A has "bus-hold" which retains the inputs' last state whenever the input goes to a high impedance. This prevents floating inputs and eliminates the need for pull-up/down resistors.
FUNCTIONAL BLOCK DIAGRAM
CLK OEB1
29 2
C1 1D C1
OEB2 CLKENA1 CLKENA2 SEL OEA
56
1D
30
55
C1
28
1D
1
1D C1 1 of 12 Channels
A1
8
C1 1D
0 1 CE C1 1D CE C1 1D
23
1B1
6
2B1
The IDT logo is a registered trademark of Integrated Device Technology, Inc.
INDUSTRIAL TEMPERATURE RANGE
1
© 1999 Integrated Device Technology, Inc.
MARCH 1999
DSC-4239/1
IDT74ALVCH162269A 3.3V CMOS 12-BIT TO 24-BIT REGISTERED BUS EXCHANGER
INDUSTRIAL TEMPERATURE RANGE
PIN CONFIGURATION
OEA OEB1
2B3
ABSOLUTE MAXIMUM RATINGS(1)
Symbol Description Max VTERM(2) Terminal Voltage with Respect to GND Terminal Voltage with Respect to GND Storage Temperature DC Output Current Continuous Clamp Current, VI VCC Continuous Clamp Current, VO < 0 Continuous Current through each VCC or GND 0.5 to +4.6 0.5 to VCC+0.5 65 to +150 50 to +50 ±50 50 ±100
56 55 54 53 52 51 50 49 48 47 46 45 44 43 42 41 40 39 38 37 36 35 34 33 32 31 30 29 OEB2 CLKENA2
2B4
Unit V V °C mA mA mA mA
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28
VTERM(3) TSTG IOUT IIK IOK ICC ISS
GND
2B2 2B1
GND
2B5 2B6
VCC A1 A2 A3 GND A4 A5 A6 A7 A8 A9 GND A10 A11 A12 VCC
1B1 1B2
VCC
2B7 2B8 2B9
GND
2B10 2B11 2B12 1B12 1B11 1B10
NOTES: 1 . Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability. 2 . VCC terminals. 3 . All terminals except VCC.
FUNCTION TABLES(1)
OUTPUT ENABLE
Inputs CLK OEA H H L L OEBx H L H L Ax Z Z Active Active Outputs
1Bx, 2Bx
Z Active Z Active
GND
1B9 1B8 1B7
A-TO-B STORAGE (OEB = L)
Inputs CLKENA1 H L L X X CLKENA2 H X X L L Inputs CLK X Ax X L H L H
1Bx 1B(2)
VCC
1B6 1B5
Outputs
2Bx 2B(2)
GND
1B3
GND
1B4
L H X X Outputs
X X L H
NC SEL
CLKENA1 CLK
B-TO-A STORAGE (OEA = L)
CLK X X Max. 7 9 9 Unit pF pF pF SEL H L H H L L
1Bx 2Bx
SSOP/ TSSOP/ TVSOP TOP VIEW
Ax A(2) A(2) L H L H
X X L H X X
X X X X L H
CAPACITANCE (TA = +25°C, F = 1.0MHz)
Symbol CI N COUT CI / O Parameter(1) Input Capacitance Output Capacitance I/O Port Capacitance Conditions VIN = 0V VOUT = 0V VIN = 0V Typ. 5 7 7
NOTE: 1 . As applicable to the device type.
NOTES: 1 . H = HIGH Voltage Level L = LOW Voltage Level X = Don't Care Z = High Impedance = LOW-to-HIGH transition 2 . Output level before the indicated steady-state input conditions were established.
2
IDT74ALVCH162269A 3.3V CMOS 12-BIT TO 24-BIT REGISTERED BUS EXCHANGER
INDUSTRIAL TEMPERATURE RANGE
PIN DESCRIPTION
Pin Names Ax(1:12) 1Bx(1:12) 2Bx(1:12) CLK CLKENA1 CLKENA2 SEL OEA OEB1 OEB2 I/O I/O I/O I/O I I I I I I I Description Bidirectional Data Port A. Usually connected to the CPU's Address/Data bus.(1) Bidirectional Data Port 1B. Usually connected to the even path or even bank of memory.(1) Bidirectional Data Port 2B. Usually connected to the odd path or odd bank of memory.(1) Clock Input Clock Enable Input for the A-1B Register. If CLKENA1 is LOW during the rising edge of CLK, data will be clocked into register A-1B (Active LOW). Clock Enable Input for the A-2B Register. If CLKENA2 is LOW during the rising edge of CLK, data will be clocked into register A-2B (Active LOW). 1B or 2B Port Selection. When HIGH during the rising edge of CLK, SEL enables data transfer from 1B Port to A Port. When LOW during the rising edge of CLK, SEL enables data transfer from 2B Port to A Port. Synchronous Output Enable for A Port (Active LOW) Synchronous Output Enable for 1B Port (Active LOW) Synchronous Output Enable for 2B Port (Active LOW)
NOTE: 1 . These pins have "Bus-Hold". All other pins are standard inputs, outputs, or I/Os.
DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE
Following Conditions Apply Unless Otherwise Specified: Operating Condition: TA = 40°C to +85°C
Symbol VIH VIL IIH IIL IOZH IOZL VIK VH ICCL ICCH ICCZ ICC Parameter Input HIGH Voltage Level Input LOW Voltage Level Input HIGH Current Input LOW Current High Impedance Output Current (3-State Output pins) Clamp Diode Voltage Input Hysteresis Quiescent Power Supply Current VCC = 2.3V, IIN = 18mA VCC = 3.3V VCC = 3.6V VIN = GND or VCC One input at VCC - 0.6V, other inputs at VCC or GND VCC = 2.3V to 2.7V VCC = 2.7V to 3.6V VCC = 2.3V to 2.7V VCC = 2.7V to 3.6V VCC = 3.6V VCC = 3.6V VCC = 3.6V VI = VCC VI = GND VO = VCC VO = GND Test Conditions Min. 1.7 2 -- -- -- -- -- -- -- -- -- Typ.(1) -- -- -- -- -- -- -- -- 0.7 100 0.1 Max. -- -- 0.7 0.8 ±5 ±5 ±10 ±10 1.2 -- 40 V mV µA µA µA µA V Unit V
Quiescent Power Supply Current Variation
--
--
750
µA
NOTE: 1 . Typical values are at VCC = 3.3V, +25°C ambient.
3
IDT74ALVCH162269A 3.3V CMOS 12-BIT TO 24-BIT REGISTERED BUS EXCHANGER
INDUSTRIAL TEMPERATURE RANGE
BUS-HOLD CHARACTERISTICS
Symbol IBHH IBHL IBHH IBHL IBHHO IBHLO
NOTES: 1 . Pins with Bus-Hold are identified in the pin description. 2 . Typical values are at VCC = 3.3V, +25°C ambient.
Parameter(1) Bus-Hold Input Sustain Current Bus-Hold Input Sustain Current Bus-Hold Input Overdrive Current VCC = 3V VCC = 2.3V VCC = 3.6V
Test Conditions VI = 2V VI = 0.8V VI = 1.7V VI = 0.7V VI = 0 to 3.6V
Min. 75 75 45 45 --
Typ.(2) -- -- -- -- --
Max. -- -- -- -- ±500
Unit µA µA µA
OUTPUT DRIVE CHARACTERISTICS
Symbol VOH Parameter Output HIGH Voltage VCC = 2.3V VCC = 2.7V VCC = 3V VOL Output LOW Voltage VCC = 2.3V to 3.6V VCC = 2.3V VCC = 2.7V VCC = 3V Test Conditions(1) VCC = 2.3V to 3.6V IOH = 0.1mA IOH = 4mA IOH = 6mA IOH = 4mA IOH = 8mA IOH = 6mA IOH = 12mA IOL = 0.1mA IOL = 4mA IOL = 6mA IOL = 4mA IOL = 8mA IOL = 6mA IOL = 12mA Min. VCC 0.2 1.9 1.7 2.2 2 2.4 2 -- -- -- -- -- -- -- Max. -- -- -- -- -- -- -- 0.2 0.4 0.55 0.4 0.6 0.55 0.8 V Unit V
NOTE: 1 . VIH and VIL must be within the min. or max. range shown in the DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE table for the appropriate VCC range. TA = 40°C to + 85°C.
OPERATING CHARACTERISTICS, TA = 25°C
VCC = 2.5V ± 0.2V Symbol CPD CPD Parameter Power Dissipation Capacitance Outputs enabled Power Dissipation Capacitance Outputs disabled Test Conditions CL = 0pF, f = 10Mhz Typical 142 115 VCC = 3.3V ± 0.3V Typical 172 129 Unit pF
4
IDT74ALVCH162269A 3.3V CMOS 12-BIT TO 24-BIT REGISTERED BUS EXCHANGER
INDUSTRIAL TEMPERATURE RANGE
SWITCHING CHARACTERISTICS(1)
Symbol fCLOCK tPLH tPHL tPLH tPHL tPZH tPZL tPZH tPZL tPHZ tPLZ tPHZ tPLZ tSU tSU tSU tSU tSU tH tH tH tH tH tW tSK(o) Parameter Clock Frequency Propagation Delay CLK to xBx Propagation Delay CLK to Ax Output Enable Time CLK to xBx Output Enable Time CLK to Ax Output Disable Time CLK to xBx Output Disable Time CLK to Ax Set-Up Time, Ax data before CLK Set-Up Time, Bx data before CLK Set-Up Time, SEL before CLK Set-Up Time, CLKENA1 or CLKENA2 before CLK Set-Up Time, OEBx or OEA before CLK Hold Time, Ax data after CLK Hold Time, Bx data after CLK Hold Time, SEL after CLK Hold Time, CLKENA1 or CLKENA2 after CLK Hold Time, OEBx or OEA after CLK Pulse Width, CLK HIGH or LOW Output Skew(2) VCC = 2.5V ± 0.2V Min. Max. -- 2.3 1.9 2.5 2.2 3.3 2.7 1.4 1.6 0.8 0.8 1.7 0.9 0.8 1.1 1.4 0.9 5.2 -- 95 7.7 6.4 7.7 6.7 8.1 8 -- -- -- -- -- -- -- -- -- -- -- -- VCC = 2.7V Min. Max. -- -- -- -- -- -- -- 1.4 1.5 1.1 1 1.6 0.9 0.6 0.8 1 0.8 4.3 -- 115 6.9 5.8 6.9 6 6.7 6.2 -- -- -- -- -- -- -- -- -- -- -- -- VCC = 3.3V ± 0.15V VCC = 3.3V ± 0.3V Min. Max. Min. Max. Unit -- 2.3 2 2.3 2.1 2.3 2.2 0.9 1 1.3 0.7 1.1 1.1 0.8 1.6 1.4 1 3.3 -- 135 5 4 5 4.3 5.3 5.4 -- -- -- -- -- -- -- -- -- -- -- 500 -- 2.2 2 2.3 2.1 2.4 2.1 1 1.1 1.3 0.8 1.2 1.2 1 1.7 1.6 1.2 3.3 -- 135 5.8 5.2 5.8 5.3 6 6 -- -- -- -- -- -- -- -- -- -- -- 500 MHz ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ps
NOTES: 1 . See TEST CIRCUITS AND WAVEFORMS. TA = 40°C to + 85°C. 2 . Skew between any two outputs of the same package and switching in the same direction.
5
|
|
