Digchip : Database on electronics components
 
Member, Distributor  
Log In
Email:
Password:


Part: 74FST163232

Category:
 Logic
   -> Bus Switches

Description: 16-Bit Synchronous 2:1 Mux/demux Switch

Company: Integrated Device Technology, Inc.

Datasheet: Download 74FST163232 datasheet     File size : 156 kB

Request For quote: Find where to buy 74FST163232



Datasheet text preview:
IDT74FST163232 16-BIT SYNCHRONOUS 2:1 MUX/DEMUX SWITCH

INDUSTRIAL TEMPERATURE RANGE

16-BIT SYNCHRONOUS 2:1 MUX/DEMUX SWITCH

IDT74FST163232

FEATURES:
· · · ·

Bus switches provide zero delay paths Low switch on-resistance TTL-compatible input and output levels ESD > 2000V per MIL-STD-883, Method 3015; > 200V using machine model (C = 200pF, R = 0) · Hot insertion capability · Very low power dissipation · Available in SSOP and TSSOP packages

DESCRIPTION:

The FST163232 belong to IDT's family of Bus switches. Bus switch devices perform the function of connecting or isolating two ports without providing any inherent current sink or source capability. Thus they generate little or no noise of their own while providing a low resistance path for an external driver. These devices connect input and output ports through an n-channel FET. When the gate-to-source junction of this FET is adequately forward-biased the device conducts and the resistance between input and output ports is small. Without adequate bias on the gateto-source junction of the FET, the FET is turned off, therefore with no VCC applied, the device has hot insertion capability. The low on-resistance and simplicity of the connection between input and output ports reduces the delay in this path to close to zero. The FST163232 provides three 16-bit TTL- compatible ports that support 2:1 multiplexing. The S0,1 pins control mux select and switch enable/disable. The S0,1 inputs are synchronous and clocked on the rising edge of CLK when CLKEN is low. Port A can be connected to port B1 or port B2 or both ports B1 and B2.

FUNCTIONAL BLOCK DIAGRAM

CLKEN CLK S0 D CE CLK

S1

D CE CLK 1A O n e of 16 Channels
1B 1

1B 2

The IDT logo is a registered trademark of Integrated Device Technology, Inc.

INDUSTRIAL TEMPERATURE RANGE
1
© 2002 Integrated Device Technology, Inc.

MAY 2002
DSC-5518/1

IDT74FST163232 16-BIT SYNCHRONOUS 2:1 MUX/DEMUX SWITCH

INDUSTRIAL TEMPERATURE RANGE

PIN CONFIGURATION
1A
2B 1 2B 2

ABSOLUTE MAXIMUM RATINGS(1)
Symbol Description Terminal Voltage with Respect to GND Storage Temperature Maximum Continuous Channel Current Max ­0.5 to +7 ­65 to +150 128 Unit V °C mA
56 55 54 53 52 51 50 49 48 47 46 45 44 43 42 41 40 39 38 37 36 35 34 33 32 31 30 29
1B1 1B2

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28

VTERM(2) TSTG IOUT

2A
3B1 3B2

3A
4B 1 4B 2

4A
5B1 5B2

NOTES: 1 . Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability. 2 . Vcc, Control, and Switch terminals.

5A
6B 1 6B 2

6A
7B1 7B2

CAPACITANCE(1)
Symbol CI N CI/O Parameter Control Input Capacitance Switch Input/Output Capacitance A Port B Port Switch Off Switch Off Conditions(2) Typ. 6 17 12 Unit pF pF

7A
8B 1 8B 2

8A GND VCC
9B1 9B2

GND Vcc 9A
10 B1 10 B2

NOTES: 1 . Capacitance is characterized but not tested. 2 . TA = 25°C, f = 1MHz, VIN = 0V, VOUT = 0V.

PIN DESCRIPTION
Pin Names A1 B1, B2 S0, 1 CLK CLKEN I/O I/O I/O I I I Bus A1 Buses B1, B2 Control Pins Clock Input. Clocks S0, 1 on Rising Edge. Clock Enable Input Description

10A 11B1 11B2 12A
13B1 13B2

11A
12 B1 12 B2

13A
14 B1 14 B2

14A
15B1 15B2

15A
16 B1 16 B2

16A S0 S1

FUNCTION TABLE(1)
S1 X L L H H S0 X L H L H CLK X CLKEN H L L L L Description Last State Disconnect A to B1 and A to B2 A to B1 or B1 to A A to B2 or B2 to A

CLK CLKEN

SSOP/ TSSOP TOP VIEW

NOTE: 1 . H = HIGH Voltage Level L = LOW Voltage Level Z = High-Impedance = LOW-to-HIGH Transition

2

IDT74FST163232 16-BIT SYNCHRONOUS 2:1 MUX/DEMUX SWITCH

INDUSTRIAL TEMPERATURE RANGE

DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE
Following Conditions Apply Unless Otherwise Specified: Industrial: TA = ­40°C to +85°C, VCC = 5.0V ± 10%
Symbol VIH VIL IIH IIL IOZH IOZL VIK IOFF ICC Parameter Control Input HIGH Voltage Control Input LOW Voltage Control Input HIGH Current Control Input LOW Current Current During Bus Switch Disconnect Clamp Diode Voltage Switch Power Off Leakage Quiescent Power Supply Current VCC = Min., IIN = ­18mA VCC = 0V, VIN or VO 5.5V VCC = Max., VIN = GND or VCC VCC = Max., VO = 0 to 5V Test Conditions(1) Guaranteed Logic HIGH for Control Inputs Guaranteed Logic LOW for Control Inputs VCC = Max. VI = VCC VI = GND Min. 2 -- -- -- -- -- -- -- -- Typ.(2) -- -- -- -- -- -- ­0.7 -- 0.1 Max. -- 0.8 ±1 ±1 ±1 ±1 ­1.2 ±1 3 V µA µA µA Unit V V µA

BUS SWITCH IMPEDANCE OVER OPERATING RANGE
Following Conditions Apply Unless Otherwise Specified: Industrial: TA = -40°C to +85°C, VCC = 5.0V ±10%
Symbol RON IOS Parameter Switch On Resistance(2) Short Circuit Current, A to B(3) Test Conditions Vcc = Min., VIN = 0V, ION = 64mA Vcc = Min., VIN = 0V, ION = 30mA Vcc = Min., VIN = 2.4V, ION = 15mA A(B) = 0V, B(A) = Vcc Min. -- -- -- 100 Typ. 4 4 6 --
(1)

Max. 7 7 15 --

Unit mA

NOTES: 1 . Typical values are at Vcc = 5.0V, +25°C ambient. 2 . The voltage drop between the indicated ports divided by the current through the switch. 3 . Not more than one output should be shorted at one time. Duration of the test should not exceed one second.

3

IDT74FST163232 16-BIT SYNCHRONOUS 2:1 MUX/DEMUX SWITCH

INDUSTRIAL TEMPERATURE RANGE

POWER SUPPLY CHARACTERISTICS
Symbol ICC ICCD Parameter Quiescent Power Supply Current TTL Inputs HIGH Dynamic Power Supply Current(4,5) VCC = Max. VIN = 3.4V(3) VCC = Max. Clock Pin Toggling 50% Duty Cycle 16 Switches Toggling One Select Toggling at 50% of CLK Frequency VCC = Max. Clock Pin Toggling 50% Duty Cycle 32 Switches Toggling Two Select Pins Toggling at 50% of CLK Frequency VCC = Max. fCP = 10MHz (CLK) 50% Duty Cycle CLKEN = LOW S0 = HIGH or LOW fi = 2.5MHz (S1) 16 Switches Toggling VCC = Max. fCP = 10MHz (CLK) 50% Duty Cycle CLKEN = LOW S1 = HIGH fi = 2.5MHz (S0) 16 MUXes Exchanging VCC = Max. fCP = 10MHz (CLK) 50% Duty Cycle CLKEN = LOW S1 = LOW fi = 2.5MHz (S0) 32 Switches Toggling VIN = VCC VIN = GND Test Conditions(1) Min. -- Typ.(2) 0.5 Max. 1.5 Unit mA µA/ MHz/

ICCD

Dynamic Power Supply Current(4,5)

VIN = VCC VIN = GND

µA/ MHz/

IC

Total Power Supply Current(6)

VIN = VCC VIN = GND VIN = VCC VIN = 3.4V

mA

VIN = VCC VIN = GND VIN = VCC VIN = 3.4V

VIN = VCC VIN = GND VIN = VCC VIN = 3.4V

NOTES: 1 . For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type. TA = ­40°C to +85°C 2 . Typical values are at VCC = 5.0V, +25°C ambient. 3 . Per TTL driven input (VIN = 3.4V). All other inputs at VCC or GND. Switch inputs do not contribute to ICC. 4 . This parameter represents the current required to switch the internal capacitance of the control inputs at the specified frequency. Switch inputs generate no significant power supply currents as they transition. This parameter is not directly testable, but is derived for use in Total Power Supply Calculations. 5 . CPD = ICCD/VCC CPD = Power Dissipation Capacitance 6 . IC = IQUIESCENT + IINPUTS + IDYNAMIC IC = ICC + ICC DHNT + ICCD (fiN) ICC = Quiescent Current ICC = Power Supply Current for a TTL High Input (VIN = 3.4V) DH = Duty Cycle for TTL Inputs High NT = Number of TTL Inputs at DH ICCD = Dynamic Current Caused by an Input Transition Pair (HLH or LHL) fi = Control Input Frequency N = Number of Control Inputs Toggling at fi

4

IDT74FST163232 16-BIT SYNCHRONOUS 2:1 MUX/DEMUX SWITCH

INDUSTRIAL TEMPERATURE RANGE

SWITCHING CHARACTERISTICS OVER OPERATING RANGE
Following Conditions Apply Unless Otherwise Specified: Industrial: TA = -40°C to +85°C, VCC = 5.0V ± 10%
Symbol tPLH tPHL tPZH tPZL tPZH tPZL tPHZ tPLZ tBX tSU tH tSU tH |QCI| |Q D C I|
NOTES:

VCC = 5V ± 10% Description(1) Data Propagation Delay A to B, B to A(2) Switch CONNECT Delay CLK to A-B1 or A-B2 Switch CONNECT Delay CLK to B1-B2 Switch DISCONNECT Delay CLK to A, B Switch EXCHANGE Delay CLK from A-B1(B2) to A-B2(B1) Clock Enable Set-Up Time CLKEN to CLK Clock Enable Hold Time CLKEN after CLK Select Set-Up Time S0, S1 to CLK Select Hold Time S0, S1 after CLK Charge Injection During Switch DISCONNECT CLK to A, B(3) Charge Injection During Switch Exchange CLK to A, B(3) Min. -- 1.5 1.5 1.9 1.8 1.9 1 1.9 1 -- -- Typ. -- -- -- -- -- -- -- -- -- 1.5 0.5 Max. 0.25 5.8 7.9 6.2 6.2 -- -- -- -- -- --

VCC = 4V Min. -- -- -- -- -- 2.2 1.9 2.2 0.5 -- -- Max. 0.25 6.1 8.5 5.8 6.8 -- -- -- -- -- -- Unit ns ns ns ns ns ns ns ns ns pC pC

1. See test circuits and waveforms. 2. The bus switch contributes no Propagation Delay other than the RC Delay of the load interacting with the RC of the switch. 3. |QCI| is the charge injection for a single switch DISCONNECT and applies to either single switches or multiplexers. |QDCI| is the charge injection for a multiplexer as the multiplexed port switches from one path to another. Charge injection is reduced because the injection from the DISCONNECT of the first path is compensated by the CONNECT of the second path.

5




Others parts begin by 74
74-1   74-2   74-3   74-4   74-5   74-6   74-7   74-8   74-9   74-10   74-11   74-12   74-13   74-14   74-15   74-16   74-17   74-18   74-19   74-20   74-21   74-22   74-23   74-24   74-25   74-26   74-27   74-28   74-29   74-30   74-31   74-32   74-33   74-34   74-35   74-36   74-37   74-38   74-39   74-40   74-41   74-42   74-43   74-44   74-45   74-46   74-47   74-48   74-49   74-50   74-51   74-52   74-53   74-54   74-55   74-56   74-57   74-58   74-59   74-60   74-61   74-62