Details, datasheet, quote on part number: 74LVC125A
Description3.3V CMOS Quadruple Bus Buffer Gate With 3-STATE Outputs And 5V Tolerant I/o
CompanyIntegrated Device Technology, Inc.
DatasheetDownload 74LVC125A datasheet
Cross ref.Similar parts: SN74LVC125ADR, SN74LVC125APWR, TC74LCX125, MC74LCX125, 74LCX125, 74LVC125AD, 74LCX125M, TC74LCX125FN, MC74LCX125DR2
Find where to buy


Features, Applications

0.5 MICRON CMOS Technology ESD > 2000V per MIL-STD-883, Method > 200V using machine model = 0) VCC 0.3V, Normal Range VCC to 3.6V, Extended Range CMOS power levels (0.4 W typ. static) Rail-to-Rail output swing for increased noise margin All inputs, outputs, and I/Os are 5V tolerant Supports hot insertion Available in SOIC, SSOP, and TSSOP packages

The LVC125A quadruple bus buffer gate is built using advanced dual metal CMOS technology. The LVC125A features independent line drivers with 3-state outputs. Each output is disabled when the associated outputenable (OE) input is high. To ensure the high impedance state during power up or power down, OE should be tied to Vcc through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver. Inputs can be driven from either or 5V devices. This feature allows the use of this device as a translator in a mixed 3.3V/5V system environment. The LVC125A has been designed with a 24mA output driver. This driver is capable of driving a moderate to heavy load while maintaining speed performance.

High Output Drivers: 24mA Reduced system switching noise
5V and 3.3V mixed voltage systems Data communication and telecommunication systems
The IDT logo is a registered trademark of Integrated Device Technology, Inc.

Symbol VTERM Description Terminal Voltage with Respect to GND Storage Temperature DC Output Current Continuous Clamp Current, < 0 Continuous Current through each VCC or GND Max 50 100 Unit C mA

NOTE: 1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

Symbol CIN COUT CI/O Parameter(1) Input Capacitance Output Capacitance I/O Port Capacitance Conditions VIN = 0V VOUT = 0V VIN = 0V Typ. 5.5 6.5 Max. 6 8 Unit pF

Pin Names xA xY Data Inputs 3-State Outputs Description Output-Enable Inputs (Active LOW)
NOTE: H = HIGH Voltage Level L = LOW Voltage Level X = Don't Care Z = High-Impedance
Following Conditions Apply Unless Otherwise Specified: Operating Condition: to +85C

Symbol VIH VIL IIH IIL IOZH IOZL IOFF VIK VH ICCL ICCH ICCZ ICC High Impedance Output Current (3-State Output pins) Input/Output Power Off Leakage Clamp Diode Voltage Input Hysteresis Quiescent Power Supply Current VCC = 0V, VIN VO 5.5V VCC = 2.3V, IIN = 18mA VCC = 3.3V VCC = 3.6V, VIN = GND or VCC mV A VCC 10 A Parameter Input HIGH Voltage Level Input LOW Voltage Level Input Leakage Current VCC to 2.7V VCC to 3.6V VCC to 2.7V VCC to 3.6V VCC to 5.5V Test Conditions Min. 2 Typ.(1) Max. A V Unit V

Symbol VOH Parameter Output HIGH Voltage VCC = 2.3V VCC = 2.3V VCC = 2.7V VCC = 3V VCC = 3V VOL Output LOW Voltage VCC to 3.6V VCC = 2.3V VCC = 2.7V VCC = 3V IOH 24mA IOL = 0.1mA IOL = 6mA IOL = 12mA IOL = 12mA IOL = 24mA Test Conditions(1) VCC to 3.6V IOH 0.1mA IOH 6mA IOH 12mA Min. VCC Max. V Unit V

NOTE: 1. VIH and VIL must be within the min. or max. range shown in the DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE table for the appropriate VCC range. + 85C.


Related products with the same datasheet
Some Part number from the same manufacture Integrated Device Technology, Inc.
74LVC126A 3.3V CMOS Quadruple Bus Buffer Gate With 3-STATE Outputs, 5V Tolerant I/o
74LVC138A 3.3V CMOS 3-LINE to 8-LINE Decoder/demultiplexer With 5V Tolerant I/o
74LVC139A 3.3V CMOS Dual 2-LINE to 4-LINE Decoder/demultiplexer With 5V Tolerant I/o
74LVC14A 3.3V CMOS Hex Schmitt-trigger Inverter With 5V Tolerant I/o
74LVC157A 3.3V CMOS Quadruple 2-LINE to 1-LINE Data Selector/multiplexer With 5V Tolerant I/o
74LVC161A 3.3V CMOS Presettable Synchronous 4-BIT Binary Counter With Asynchronous Reset, 5V Tolerant I/o
74LVC162244A 3.3V CMOS 16-BIT Buffer/driver With 3-STATE Outputs, 5V Tolerant I/O, And Bus-hold
74LVC162245A 3.3V CMOS 16-BIT Bus Transceiver With 3-STATE Outputs And 5V Tolerant I/o
74LVC162374A 3.3V CMOS 16-BIT Edge-triggered D-type Flip-flop With 3-STATE Outputs, 5V Tolerant I/o
74LVC16240A 3.3V CMOS 16-BIT Buffer/driver With 3-STATE Outputs, 5V Tolerant I/o
74LVC16245A 3.3V CMOS 16-BIT Bus Transceiver With 3-STATE Outputs And 5V Tolerant I/o
74LVC162827A 3.3V CMOS 20-BIT Buffer With 5V Tolerant I/o
74LVC16344A 3.3V CMOS One-to-four Address/clock Driver With 3-STATE Outputs, 5V Tolerant I/o
74LVC16373A 3.3V CMOS 16-BIT Transparent D-type Latch With 3-STATE Outputs, 5V Tolerant I/o
74LVC16374A 3.3V CMOS 16-BIT Edge-triggered D-type Flip-flop With 3-STATE Outputs And 5V Tolerant I/o
74LVC163A 3.3V CMOS Presettable Synchronous 4-BIT Binary Counter With Synchronous Reset, 5V Tolerant I/o
74LVC16501A 3.3V CMOS 18-BIT Registered Transceiver With 3-STATE Outputs And 5V Tolerant I/o
Same catergory

74LVC138 : . 5 V tolerant inputs for interfacing with 5 V logic Wide supply voltage range from 3.6 V CMOS low power consumption Direct interface with TTL levels Inputs accept voltages 5.5 V Complies with JEDEC standard no. 8-1A Demultiplexing capability Multiple input enable for easy expansion Ideal for memory chip select decoding Active LOW mutually exclusive outputs.

BU4528B : . The BU4528B and BU4528BF are monostable multivibrators with trigger and reset functions that can be activated. Each chip has two built-in circuits. Triggers can initiate both rising and falling in response to Input A and Input B. As the output monostable pulse width is determined by the time constant of the external resistance (Rx) and the capacitor.

CD54ACT164 : . Data sheet acquired from Harris Semiconductor SCHS240A The 'AC164 and 'ACT164 are 8-bit serial-in/parallel-out shift registers with asynchronous reset that utilize Advanced CMOS Logic technology. Data is shifted on the positive edge of the clock (CP). A LOW on the Master Reset (MR) pin resets the shift register and all outputs go to the LOW state regardless.

CD54HCT32 : CMOS/BiCMOS->HC/HCT Family. High Speed CMOS Logic Quad 2-input OR GATE.

DM74LS32 : Bipolar->LS Family. Quad 2-Input OR GATE. This device contains four independent gates each of which performs the logic OR function. Order Number DM74LS32SJ DM74LS32N Package Number M14D N14A Package 14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-120, 0.150 Narrow 14-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide 14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001,.

MM74C905 : CMOS/BiCMOS->4000 Family. 12-Bit Successive Approximation Register.

SN54LVC00AFK : Quadruple 2-input Positive-nand Gates. EPIC TM (Enhanced-Performance Implanted CMOS) Submicron Process ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model = 200 pF, = 0) Latch-Up Performance Exceeds 250 mA Per JESD 17 Typical VOLP (Output Ground Bounce) V at VCC = 25C Typical VOHV (Output VOH Undershoot) V at VCC = 25C Inputs Accept Voltages 5.5 V Package.

SN74AHCT373 : CMOS/BiCMOS->HC/HCT Family. Octal Transparent D-type Latches With 3-state Outputs.

SN74AUC244RGYR : Non-Inverting Buffers and Drivers. ti SN74AUC244, Octal Buffer/driver With 3-State Outputs.

SY10H351 : Bipolar->ECL 100 Family. SY10H351 Quad Ttl/nmos-to-pecl Translator.

TC74HC175 : CMOS/BiCMOS->HC/HCT Family. Hex D-type Flip Flop With Clear.

D2T : Compact DPST-NO Snap Action Switch Circuits for power and low-level loads. Approved by UL, VDE, and SEMKO. Contact gap of 0.7 mm minimum. Panel or screw-mounted with ease. Straight and angled terminals are available..

A32300DX-2CQ256B : FPGA, 3749 CLBS, 30000 GATES, CQFP256. s: System Gates: 30000 ; Logic Cells / Logic Blocks: 3749 ; Package Type: QFP, Other, CAVITY-UP, CERAMIC, QFP-256 ; Logic Family: CMOS ; Pins: 256 ; Operating Temperature: -55 to 125 C (-67 to 257 F) ; Supply Voltage: 5V.

MACHLV210-24JI : EE PLD, 24 ns, PQCC44. s: Package Type: Other, PLASTIC, LCC-44 ; Logic Family: CMOS ; Pins: 44 ; Internal Frequency: 29.5 MHz ; User I/Os: 32 pins ; Propagation Delay: 24 ns ; Operating Temperature: -40 to 85 C (-40 to 185 F) ; Supply Voltage: 3.3V.

TC7SZ08AFS : LVC/LCX/Z SERIES, 2-INPUT AND GATE, PDSO5. s: Gate Type: AND ; Supply Voltage: 2.3 ; Logic Family: CMOS ; Inputs: 2 ; Propagation Delay: 9.8 ns ; Operating Temperature: -40 to 85 C (-40 to 185 F) ; Pin Count: 5 ; IC Package Type: Other, 0.35 MM PITCH, PLASTIC, SON-5.

74F3038D : F/FAST SERIES, QUAD 2-INPUT NAND GATE, PDSO16. s: Gate Type: NAND ; Supply Voltage: 5V ; Output Type: Open Collector ; Logic Family: TTL ; Inputs: 2 ; Propagation Delay: 5 ns ; Operating Temperature: 0 to 70 C (32 to 158 F) ; Pin Count: 16.

0-C     D-L     M-R     S-Z