Details, datasheet, quote on part number: IDT54FCT138P
PartIDT54FCT138P
Category
DescriptionHIGH Performance CMOS BUS Interface Register
CompanyIntegrated Device Technology, Inc.
DatasheetDownload IDT54FCT138P datasheet
Quote
Find where to buy
 
  

 

Features, Applications

Equivalent to AMD's Am29823 bipolar registers in pinout/ function, speed, and output drive over full temperature and voltage supply extremes IDT54/74FCT823A equivalent to FASTTM speed IDT54FCT823B 25% faster than FAST IDT74FCT823C 40% faster than FAST Buffered common Clock Enable (EN) and Asynchronous Clear Input (CLR) IOL = 48mA (commercial) and 32mA (military) Clamp diodes on all inputs for ringing suppression CMOS power levels (1mW typ. static) TTL input and output compatibility CMOS output level compatible Substantially lower input current levels than AMD's bilopar Am29800 series (5A max.) MIlitary product compliant to MIL-STD-883, Class B Available in the following packages: Commercial: SOIC Military: CERDIP, LCC

The FCT823 series is built using an advanced dual metal CMOS technology. The FCT823 bus interface registers are designed to eliminate the extra packages required to buffer existing registers and provide extra data width for wider address/data paths or buses carrying parity. The a 9-bit wide buffered register with Clock Enable (EN) and Clear (CLR) ideal for parity bus interfacing in high-performance microprogrammed systems. The FCT823 high-performance interface family is designed for highcapacitance load drive capability, while providing low-capacitance bus loading at both inputs and outputs. All inputs have clamp diodes and all outputs are designed for low-capacitance bus loading in high-impedance state.

The IDT logo is a registered trademark of Integrated Device Technology, Inc.

Symbol VTERM(3) TA TBIAS TSTG PT IOUT Rating Terminal Voltage with Respect to GND Terminal Voltage with Respect to GND Operating Temperature under BIAS Storage Temperature Power Dissipation DC Output Current 0.5 to VCC 0.5 to VCC V Commercial to +7 Military to +7 Unit V

Pin Name Dx CLR I/O I Description D flip-flop data inputs For both inverting and non-inverting registers, when the clear input is LOW and OE is LOW, the Qx outputs are LOW. When the clear input is HIGH, data can be entered into the register. Clock Pulse for the Register; enters data into the register on the LOW-to-HIGH transition. Register 3-state outputs Clock Enable. When the clock enable is LOW, data on the DI input is transferred to the QI output on the LOW-to-HIGH clock transition. When the clock enable is HIGH, the QI outputs do not change state, regardless of the data or clock input transitions. Output Control. When the OE input is HIGH, the Yx outputs are in the high impedance state. When the OE input is LOW, the TRUE register data is present at the Yx outputs.

NOTES: 1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability. No terminal voltage may exceed Vcc by +0.5V unless otherwise noted. 2. Input and Vcc terminals only. 3. Output and I/O terminals only.

Symbol CIN COUT Parameter(1) Input Capacitance Output Capacitance Conditions VIN = 0V VOUT = 0V Typ. 6 8 Max. 10 12 Unit pF

NOTE: 1. This parameter is measured at characterization but not tested.
Inputs OE CLR Dx CP Internal/ Outputs Z NC Function High Z Clear Hold Load

NOTE: H = HIGH Voltage Level L = LOW Voltage Level X = Don't Care Z = High Impedance = LOW-to-HIGH Transition

Following Conditions Apply Unless Otherwise Specified: VLC = 0.2V; VHC = VCC - 0.2V Commercial: to +70C, VCC 5.0V 5%, Military: to +125C, VCC 5.0V 10%

Symbol VIH VIL IIH IIL IOZH IOZL VIK IOS VOH Off State (High Impedance) Output Current Clamp Diode Voltage Short Circuit Current Output HIGH Voltage VCC = Max. Parameter Input HIGH Level Input LOW Level Input HIGH Current VCC = Max. Input LOW Current Test Conditions(1) Guaranteed Logic HIGH Level Guaranteed Logic LOW Level VI = VCC VI = GND VO = VCC VO = GND GND(3)

VCC = Min., IIN = 18mA VCC = Max., VO = VCC = 3V, VIN = VLC or VHC, IOH = 32A VCC = Min IOH = 300A VIN = VIH or VIL IOH = 15mA MIL IOH = 24mA COM'L VCC = 3V, VIN = VLC or VHC, IOL = 300A VCC = Min IOL = 300A VIN = VIH or VIL IOL = 32mA MIL IOL = 48mA COM'L

NOTES: 1. For conditions shown as Min. or Max., use appropriate value specified under Electrical Characteristics for the applicable device type. 2. Typical values are at VCC 5.0V, +25C ambient and maximum loading. 3. Not more than one output should be tested at one time. Duration of the test should not exceed one second. 4. This parameter is guaranteed but not ttested.


 

Related products with the same datasheet
IDT54FC2240CT
IDT54FC2240T
IDT54FC240AT
IDT54FC240CT
IDT54FC240DT
IDT54FC240T
IDT54FCT138AD
IDT54FCT138ADB
IDT54FCT138AE
IDT54FCT138AEB
IDT54FCT138AL
IDT54FCT138ALB
Some Part number from the same manufacture Integrated Device Technology, Inc.
IDT54FCT138PB HIGH Performance CMOS BUS Interface Register

IDT54FCT16270ATPFB : Fast CMOS 18-bit R/w Buffer

IDT74ALVCH162373PA : 3.3V CMOS 16-BIT Transparent D-type Latch With 3-STATE Outputs And Bus-hold

IDT74FCT821ATQ : Bus Interface Register

IDT74LVC112A : Bipolar->ECL 10 Family 3.3v CMOS Dual Negative-edge-triggered J-k Flip-flop With Clear And Preset, 5v Tolerant I/o

IDT70T3319S133BF8 : 256K X 18 DUAL-PORT SRAM, 4.2 ns, CBGA256 Specifications: Memory Category: SRAM Chip ; Density: 4719 kbits ; Number of Words: 256 k ; Bits per Word: 18 bits ; Package Type: BGA, 17 X 17 MM X 1.4 MM, 1 MM PITCH, GREEN, BGA-256 ; Pins: 256 ; Supply Voltage: 2.5V ; Access Time: 4.2 ns ; Operating Temperature: 0 to 70 C (32 to 158 F)

IDT70V24L20JG : 4K X 16 DUAL-PORT SRAM, 15 ns, CPGA84 Specifications: Memory Category: SRAM Chip ; Density: 66 kbits ; Number of Words: 4 k ; Bits per Word: 16 bits ; Package Type: 1.120 X 1.120 INCH, 0.160 INCH HEIGHT, GREEN, CERAMIC, PGA-84 ; Pins: 84 ; Logic Family: CMOS ; Supply Voltage: 3.3V ; Access Time: 15 ns ; Operating Temperature: 0 to 70 C

71V67703S75BQGI : 256K X 36 CACHE SRAM, 7.5 ns, PBGA119 Specifications: Memory Category: SRAM Chip ; Density: 9437 kbits ; Number of Words: 256 k ; Bits per Word: 36 bits ; Package Type: BGA, 14 X 20 MM, 1.27 MM PITCH, BGA-119 ; Pins: 119 ; Logic Family: CMOS ; Supply Voltage: 3.3V ; Access Time: 7.5 ns ; Operating Temperature: 0 to 70 C (32 to 158 F)

72V845L15PFG : 4K X 18 BI-DIRECTIONAL FIFO, 6.5 ns, PQFP128 Specifications: Memory Category: FIFO ; Density: 74 kbits ; Number of Words: 4 k ; Bits per Word: 18 bits ; Package Type: TQFP, TQFP-128 ; Pins: 128 ; Logic Family: CMOS ; Supply Voltage: 3.3V ; Access Time: 6.5 ns ; Cycle Time: 10 ns ; Operating Temperature: 0 to 70 C (32 to 158 F)

 
0-C     D-L     M-R     S-Z