Details, datasheet, quote on part number: IDT54FCT16244TEB
PartIDT54FCT16244TEB
CategoryCommunication and Interfaces => IC Interfaces => IC Interfaces => 6475976
TitleFCT SERIES, 12-BIT EXCHANGER, TRUE OUTPUT, CDFP56
Description
CompanyIntegrated Device Technology, Inc.
DatasheetDownload IDT54FCT16244TEB datasheet
Cross ref.Similar parts: SNJ54ABT162244WD, SN54ABT16241A, SN54ABTH16244
Quote
Find where to buy
 
Specifications 
TechnologyCMOS
Device TypeEXCHANGER
Supply Voltage5V
Operating Temperature-55 to 125 C (-67 to 257 F)
Package TypeCERPACK-56
Pins56

 

Features, Applications

MICRON CMOS Technology High-speed, low-power CMOS replacement for ABT functions Typical tSK(o) (Output Skew) < 250ps Low input and output leakage 1 A (max.) ESD > 2000V per MIL-STD-883, Method > 200V using machine model = 0) VCC 5V 10% Balanced Output Drivers: 24mA (industrial) 16mA (military) Reduced system switching noise Typical VOLP (Output Ground Bounce) 0.6V at VCC = 25C Available in the following packages: Industrial: SSOP, TSSOP, TVSOP Military: CERPACK

The FCT162260T Tri-Port Bus Exchangers are high-speed 12-bit latched bus multiplexers/transceivers for use in high-speed microprocessor applications. These Bus Exchangers support memory interleaving with latched outputs on the B ports and address multiplexing with latched inputs on the B ports. The Tri-Port Bus Exchanger has three 12-bit ports. Data may be transferred between the A port and either/both of the B ports. The latch enable LE2B, LEA1B and LEA2B) inputs control data storage. When a latch-enable input is high, the latch is transparent. When a latchenable input is low, the data at the input is latched and remains latched until the latch enable input is returned high. Independent output enables (OE1B and OE2B) allow reading from one port while writing to the other port. The FCT162260T has balanced output drive with current limiting resistors. This offers low ground bounce, minimal undershoot, and controlled output fall times - reducing the need for external series terminating resistors.

Symbol VTERM(2) VTERM(3) TSTG IOUT Description Terminal Voltage with Respect to GND Terminal Voltage with Respect to GND Storage Temperature DC Output Current Max to +120 Unit C mA

NOTES: 1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability. 2. All device terminals except FCT162XXX Output and I/O terminals. 3. Output and I/O terminals for FCT162XXX.

Symbol CIN COUT Parameter(1) Input Capacitance Output Capacitance Conditions VIN = 0V VOUT = 0V Typ. 3.5 Max. 6 8 Unit pF

NOTE: 1. This parameter is measured at characterization but not tested.

Signal LE1B LE2B SEL OEA OE1B OE2B I/O Description Bidirectional Data Port A. Usually connected to the CPU's Address/Data bus. Bidirectional Data Port 1B. Connected to the even path or even bank of memory. Bidirectional Data Port 2B. Connected to the odd path or odd bank of memory. Latch Enable Input for A-1B Latch. The Latch is open when LEA1B is HIGH. Data from the A-port is latched on the HIGH to LOW transition of LEA1B. Latch Enable Input for A-2B Latch. The Latch is open when LEA2B is HIGH. Data from the A-Port is latched on the HIGH to LOW transition of LEA2B. Latch Enable Input for the 1B-A Latch. The Latch is open when LE1B is HIGH. Data from the 1B port is latched on the HIGH to LOW transition of LE1B. Latch Enable Input for the 2B-A Latch. The Latch is open when LE2B is HIGH. Data from the 2B port is latched on the HIGH to LOW transition or 2B Path Selection. When HIGH, SEL enables data transfer from 1B Port to A Port. When LOW, SEL enables data transfer from 2B Port to A Port. Output Enable for A Port (Active LOW). Output Enable for 1B Port (Active LOW). Output Enable for 2B Port (Active LOW).

NOTES: 1. Output level before the indicated steady-state input conditions were established. H = HIGH Voltage Level L = LOW Voltage Level X = Don't Care Z = High-Impedance


 

Related products with the same datasheet
IDT54FCT162374ETEB
IDT54FCT16244ATEB
IDT54FCT16244CTEB
IDT54FCT16245ATEB
IDT54FCT16245CTEB
IDT54FCT16245TEB
IDT54FCT162646ETEB
IDT54FCT162701ATE
IDT54FCT162701TE
IDT54FCT162827ETE
IDT54FCT162952ETEB
Some Part number from the same manufacture Integrated Device Technology, Inc.
IDT54FCT16245ATEB Specifications: Technology: CMOS ; Device Type: EXCHANGER ; Supply Voltage: 5V ; Operating Temperature: -55 to 125 C (-67 to 257 F) ; Package Type: CERPACK-56 ; Pins: 56

IDT7024L35PFB : Multi-Ports 4K X 16 Dual-port RAM

IDT74FCT533P : Fast CMOS Octal Transparent Latches

IDTCSPF2510CPGGI : 3.3V Phase-lock LOOP Clock Driver

IDT74FCT257CTSOG8 : CMOS/BiCMOS->FCT/FCT-T Family Fast CMOS Octal Transparent Latch

ICS9248YF-131LF-T : 66.6 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO28 Specifications: Device Type: Clock Generator ; Package Type: Surface Mount, TSSOP, 4.40 MM, 0.65 MM PITCH, GREEN, MO-153, TSSOP-28 ; Supply Voltage: 3.14 to 3.46 volts ; Frequency: 14.32 MHz ; Operating Temperature: 0.0 to 70 C (32 to 158 F) ; Features / Standards: RoHS, Lead-Free

IDT23S08-3DCG8 : 23S SERIES, PLL BASED CLOCK DRIVER, 8 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO16 Specifications: Device Type: Clock Driver ; Package Type: Surface Mount, TSSOP, TSSOP-16 ; Supply Voltage: 3 to 3.6 volts ; Skew: 200 ps ; Frequency: 133 MHz ; Operating Temperature: 0.0 to 70 C (32 to 158 F)

IDT7006S45FGB : 16K X 8 DUAL-PORT SRAM, 15 ns, PQFP68 Specifications: Memory Category: SRAM Chip ; Density: 131 kbits ; Number of Words: 16 k ; Bits per Word: 8 bits ; Package Type: 0.970 X 0.970 INCH, 0.080 INCH HEIGHT, GREEN, FP-68 ; Pins: 68 ; Logic Family: CMOS ; Supply Voltage: 5V ; Access Time: 15 ns ; Operating Temperature: 0 to 70 C (32 to 158

IDT70T9169L7BF : 8K X 9 DUAL-PORT SRAM, 25 ns, PBGA100 Specifications: Memory Category: SRAM Chip ; Density: 74 kbits ; Number of Words: 8 k ; Bits per Word: 9 bits ; Package Type: FPBGA-100 ; Pins: 100 ; Logic Family: CMOS ; Supply Voltage: 2.5V ; Access Time: 25 ns ; Operating Temperature: 0 to 70 C (32 to 158 F)

IDT71V3559SA80BGG : 256K X 18 ZBT SRAM, 3.5 ns, PBGA119 Specifications: Memory Category: SRAM Chip ; Density: 4719 kbits ; Number of Words: 256 k ; Bits per Word: 18 bits ; Package Type: BGA, 14 X 22 MM, ROHS COMPLIANT, PLASTIC, MS-028AA, BGA-119 ; Pins: 119 ; Logic Family: CMOS ; Supply Voltage: 3.3V ; Access Time: 3.5 ns ; Operating Temperature: -40 to

71421SA20TF : 2K X 8 DUAL-PORT SRAM, 20 ns, PQCC52 Specifications: Memory Category: SRAM Chip ; Density: 16 kbits ; Number of Words: 2 k ; Bits per Word: 8 bits ; Package Type: 0.750 X 0.750 INCH, 0.170 INCH HEIGHT, PLASTIC, LCC-52 ; Pins: 52 ; Logic Family: CMOS ; Supply Voltage: 5V ; Access Time: 20 ns ; Operating Temperature: 0 to 70 C (32 to 158

72401L45P : 64 X 4 OTHER FIFO, 19 ns, PDIP16 Specifications: Memory Category: FIFO ; Density: 0 kbits ; Number of Words: 64 k ; Bits per Word: 4 bits ; Package Type: DIP, 0.300 INCH, PLASTIC, DIP-16 ; Pins: 16 ; Logic Family: CMOS ; Supply Voltage: 5V ; Access Time: 19 ns ; Cycle Time: 22.22 ns ; Operating Temperature: 0 to 70 C (32 to 158 F)

 
0-C     D-L     M-R     S-Z