Details, datasheet, quote on part number: IDT54FCT16652AT
PartIDT54FCT16652AT
CategoryLogic => Bus Interface => Bus Oriented Circuits
TitleBus Oriented Circuits
DescriptionFast CMOS 16-bit Bus Transceiver/register
CompanyIntegrated Device Technology, Inc.
DatasheetDownload IDT54FCT16652AT datasheet
Quote
Find where to buy
 
  

 

Features, Applications

MICRON CMOS Technology High-speed, low-power CMOS replacement for ABT functions Typical tSK(o) (Output Skew) < 250ps Low input and output leakage 1µ A (max.) ESD > 2000V per MIL-STD-883, Method > 200V using machine model = 0) VCC 5V ±10% High drive outputs (-32mA IOH, 64mA IOL) Power off disable outputs permit "live insertion" Typical VOLP (Output Ground Bounce) 1.0V at VCC = 25°C Available in the following packages: Industrial: SSOP, TSSOP, TVSOP Military: CERPACK

The FCT16652T 16-bit registered transceivers are built using advanced dual metal CMOS technology. These high-speed, low-power devices are organized as two independent 8-bit bus transceivers with 3-state D-type registers. For example, the xOEAB and xOEBA signals control the transceiver functions. The xSAB and xSBA control pins are provided to select either real time or stored data transfer. The circuitry used for select control will eliminate the typical decoding glitch that occurs in a multiplexer during the transition between stored and real time data. A low input level selects real-time data and a high level selects stored data. Data on the or B data bus, or both, can be stored in the internal D-flipflops by low-to-high transitions at the appropriate clock pins (xCLKAB or xCLKBA), regardless of the select or enable control pins. Flow-through organization of signal pins simplifies layout. All inputs are designed with hysteresis for improved noise margin. The FCT16652T is ideally suited for driving high capacitance loads and low-impedance backplanes. The output buffers are designed with power off disable capability to allow "live insertion" of boards when used as backplane drivers.

Description Terminal Voltage with Respect to GND Terminal Voltage with Respect to GND Storage Temperature DC Output Current

NOTES: 1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability. 2. All device terminals except FCT162XXX Output and I/O terminals. 3. Output and I/O terminals for FCT162XXX.

Symbol CIN COUT Parameter(1) Input Capacitance Output Capacitance Conditions VIN = 0V VOUT = 0V Typ. 4.5 5.5 Max. 6 8 Unit pF

NOTE: 1. This parameter is measured at characterization but not tested.

Pin Names xAx xBx xCLKAB, xCLKBA xSAB, xSBA xOEAB, xOEBA Description Data Register A Inputs Data Register B Outputs Data Register B Inputs Data Register A Outputs Clock Pulse Inputs Output Data Source Select Inputs Output Enable Inputs

Inputs xOEAB xOEBA xCLKAB or L xCLKBA or L xSAB X X(2) xSBA X(2) xAx Input Unspecified(1) Output Input Output Data I/O(1) xBx Input Unspecified(1) Output Input Output Isolation Store A and B Data Store A, Hold B Store A in Both Registers Hold A, Store B Store B in both Registers Real Time B Data to A Bus Stored B Data to A Bus Real Time A Data to B Bus Stored A Data to B Bus Stored A Data to B Bus and Stored B Data to A Bus Operation or Function

NOTES: 1. The data output functions may be enabled or disabled by various signals at the xOEAB or xOEBA inputs. Data input functions are always enabled, i.e. data at the bus pins will be stored on every LOW-to-HIGH transition on the clocks inputs. 2. Select control = L: clocks can occur simultaneously. Select control = H: clocks must be staggered to load both registers. H = HIGH Voltage Level L = LOW Voltage Level X = Don't care = LOW-to-HIGH Transition


 

Related products with the same datasheet
IDT54FCT16652ATE
IDT54FCT16652ATEB
IDT54FCT16652ATPA
IDT54FCT16652ATPAB
IDT54FCT16652ATPF
IDT54FCT16652ATPFB
IDT54FCT16652ATPV
IDT54FCT16652ATPVB
IDT54FCT16652CT
IDT54FCT16652CTE
IDT54FCT16652CTEB
IDT54FCT16652CTPA
Some Part number from the same manufacture Integrated Device Technology, Inc.
IDT54FCT16652ATE Fast CMOS 16-bit Bus Transceiver/register
IDT54FCT16652ET
IDT54FCT16652T
IDT54FCT166H244ATE Fast CMOS 16-bit Buffer/line Driver
IDT54FCT166H244ATPB
IDT54FCT166H244ATPF
IDT54FCT166H245ATE Fast CMOS 16-bit Bidirectional Transceivers

IDT7202LA12SO : CMOS Asynchronous Fifo 256 X 9, 512 X 9, 1k X 9

IDT7140LA25PFG : HIGH Speed 1K X 8 Dual-port Static SRAM

ICS308RLF : Serial Programmable QUAD PLL Versaclock Synthesizer

IDT71V3548S133PFI : 128K X 36, 256K X 18 3.3V Synchronous Srams 3.3V I/O, Flow-through Outputs Burst Counter, Single Cycle Deselect

ICS9FG108DGLFT : Clock/timing - Application Specific Integrated Circuit (ics) Clock/Frequency Synthesizer, Fanout Buffer (Distribution), Spread Spectrum Clock Generator Tape & Reel (TR) 3.135 V ~ 3.465 V; IC FREQ TIMING GENERATOR 48TSSOP Specifications: Type: Clock/Frequency Synthesizer, Fanout Buffer (Distribution), Spread Spectrum Clock Generator ; PLL: Yes ; Main Purpose: Intel CPU Server, PCI Express (PCIe), SATA ; Input: Clock, Crystal ; Output: HCSL ; Number of Circuits: 1 ; Ratio - Input Output: 1 9 ; Differential - Input Out

IDT70V9169L7PF : Multi-Ports 8K X 9 Sync,3.3V Dual-port RAM, Pipelined/flow-through

DAC1627D1G25 : 16-BIT DAC

IDT5T9950PFGI8 : PLL BASED CLOCK DRIVER, 8 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP32 Specifications: Device Type: Clock Driver ; Package Type: Surface Mount, TQFP-32 ; Supply Voltage: 2.3 to 2.7 volts ; Skew: 500 ps ; Frequency: 200 MHz ; Operating Temperature: -40 to 85 C (-40 to 185 F)

Same catergory

74F283 : Adders->Full adders. 74F283; 4-bit Binary Full Adder With Fast Carry;; Package: SOT109 (SO16), SOT38-4 (DIP16).

CD74HCT112 : CMOS/BiCMOS->HC/HCT Family. Dual J-k Flip-flop With Set And Reset Negative-edge Trigger.

CDC509PW : 3.3-v Phase-lock Loop Clock Driver. Phase-Lock Loop Clock Distribution for Synchronous DRAM Applications Distributes One Clock Input to One Bank of Five and One Bank of Four Outputs Separate Output Enable for Each Output Bank External Feedback (FBIN) Pin Is Used to Synchronize the Outputs to the Clock Input No External RC Network Required Operates at 3.3-V VCC Packaged in Plastic 24-Pin.

M74HC7241C1R : Octal Bus Buffer With 3 State Outputs Hc7240: Inverted - Hc7241/7244 Non Inverted.

MC100EP16DTR2 : 3.3 V / 5V Ecl Differential Receiver/Driver, Package: Tssop 8, Pins=8.

MC74VHCT374ADT : Octal D-type Flip-flop , Package: Tssop, Pins=20. The is an advanced high speed CMOS octal flip­flop with 3­state output fabricated with silicon gate CMOS technology. It achieves high speed operation similar to equivalent Bipolar Schottky TTL while maintaining CMOS low power dissipation. This 8­bit D­type flip­flop is controlled by a clock input and an output enable input. When the output enable input.

SN54173J : D-Type (3-State) Flip-Flops. ti SN54173, 4-Bit D-type Registers With 3-State Outputs.

SN74ALVCH16952DGGR : Registered Transceivers. ti SN74ALVCH16952, 16-Bit Registered Transceiver With 3-State Outputs.

SN74GTLP2034DGGR : Backplane Logic (GTL, GTLP, FB/FB+, ABTE/ETL). ti SN74GTLP2034, 8-Bit Lvttl-gtlp Adjustable-edge-rate Registered Transceiver With Split LVTTL Port And Feedback Path.

SN74HC138 : CMOS/BiCMOS->HC/HCT Family. 3-line to 8-line Inverting Decoder/demultiplexer.

SN74LS42 : Bipolar->LS Family. Bcd-to-decimal Decoder (1 of 10). PRODUCTION DATA information is current as of publication date. Products conform to s per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters. .

SN74LVTT244 : Bipolar->AS Family. 3.3-v Abt Octal Buffers/drivers With 3-state Outputs.

SY100E137 : 8-Bit Ripple Counter. s 1.8GHz min. count frequency s Extended 100E VEE range to ­5.5V Synchronous and asynchronous enable pins Differential clock input and data output pins VBB output for single-ended use Asynchronous Master Reset Internal 75K input pull-down resistors Available in 28-pin PLCC packge The SY10/100E137 are very high speed binary ripple counters. The two least.

SY10EP08V : Differential 2-Inpu Xor/xnor. or 5V power supply options Maximum frequency > 3GHz typical 200ps typical propagation delay Internal input resistors: pulldown on D, pulldown and pullup s Q output will default LOW with inputs open or at VEE s Transistor count: 152 s Available in 8-Pin MSOP and SOIC packages The a 2-input differential XOR/XNOR gate. The EP08V is ideal for applications.

74F11SJC : F/FAST SERIES, TRIPLE 3-INPUT AND GATE, PDSO14. s: Gate Type: AND ; Supply Voltage: 5V ; Logic Family: TTL ; Inputs: 3 ; Propagation Delay: 6.5 ns ; Operating Temperature: 0 to 70 C (32 to 158 F) ; Pin Count: 14 ; IC Package Type: SOP, Other, 0.300 INCH, EIAJ, PLASTIC, SOP-14.

 
0-C     D-L     M-R     S-Z