|
|
Part: IDT72403L45PB
Category:
Logic
-> FIFOs
Description: CMOS Parallel Fifo 64 X 4-bit And 64 X 5-bit
Company: Integrated Device Technology, Inc.
Datasheet: Download IDT72403L45PB datasheet File size : 398 kB
Request For quote: Find where to buy IDT72403L45PB
Datasheet text preview:
CMOS PARALLEL FIFO 64 x 4-BIT AND 64 x 5-BIT
Integrated Device Technology, Inc.
IDT72401 IDT72402 IDT72403 IDT72404
FEATURES:
· · · · · · · · · · · · · · · · · · First-ln/First-Out Dual-Port memory 64 x 4 organization (IDT72401/03) 64 x 5 organization (IDT72402/04) IDT72401/02 pin and functionally compatible with MMI67401/02 RAM-based FIFO with low falI-through time Low-power consumption -- Active: 175mW (typ.) Maximum shift rate -- 45MHz High data output drive capability Asynchronous and simultaneous read and write Fully expandable by bit width Fully expandable by word depth IDT72403/04 have Output Enable pin to enable output data High-speed data communications applications High-performance CMOS technology Available in CERDIP, plastic DIP and SOIC Military product compliant to MlL-STD-883, Class B Standard Military Drawing #5962-86846 and 5962-89523 is listed on this function. Industrial temperature range (40°C to +85°C) is available, tested to military electrical specifications
DESCRIPTION:
The IDT72401 and IDT72403 are asynchronous highperformance First-ln/First-Out memories organized 64 words by 4 bits. The IDT72402 and IDT72404 are asynchronous high-performance First-ln/First-Out memories organized as 64 words by 5 bits. The IDT72403 and IDT72404 also have an
Output Enable (OE) pin. The FlFOs accept 4-bit or 5-bit data at the data input (D0-D3, 4). The stored data stack up on a firstin/first-out basis. A Shift Out (SO) signal causes the data at the next to last word to be shifted to the output while all other data shifts down one location in the stack. The Input Ready (IR) signal acts like a flag to indicate when the input is ready for new data (IR = HIGH) or to signal when the FIFO is full (IR = LOW). The Input Ready signal can also be used to cascade multiple devices together. The Output Ready (OR) signal is a flag to indicate that the output remains valid data (OR = HIGH) or to indicate that the FIFO is empty (OR = LOW). The Output Ready can also be used to cascade multiple devices together. Width expansion is accomplished by logically ANDing the Input Ready (IR) and Output Ready (OR) signals to form composite signals. Depth expansion is accomplished by tying the data inputs of one device to the data outputs of the previous device. The Input Ready pin of the receiving device is connected to the Shift Out pin of the sending device and the Output Ready pin of the sending device is connected to the Shift In pin of the receiving device. Reading and writing operations are completely asynchronous allowing the FIFO to be used as a buffer between two digital machines of widely varying operating frequencies. The 45MHz speed makes these FlFOs ideal for high-speed communication and controller applications. Military grade product is manufactured in compliance with the latest revision of MIL-STD-883, Class B.
FUNCTIONAL BLOCK DIAGRAM
SI IR D 0-3 D4 (IDT72402 and IDT72404) MR DATA IN INPUT CONTROL LOGIC WRITE POINTER WRITE MULTIPLEXER Q 0-3 Q 4 (IDT72402 and IDT72404) OUTPUT CONTROL LOGIC SO OR
2747 drw 01
OUTPUT ENABLE
OE (IDT72403 and IDT72404)
MEMORY ARRAY
DATA OUT
MASTER RESET
READ MULTIPLEXER READ POINTER
The IDT logo is a registered trademark of Integrated Device Technology, Inc. FAST is a trademark of National Semiconductor, Inc.
MILITARY AND COMMERCIAL TEMPERATURE RANGES
©1996 Integrated Device Technology, Inc. For latest information contact IDT's web site at www.idt.com or fax-on-demand at 408-492-8391.
SEPTEMBER 1996
DSC-2747/7
5.01
1
IDT72401, IDT72402, IDT72403, IDT72404 CMOS PARALLEL FIFO 64 x 4-BIT AND 64 x 5-BIT
MILITARY AND COMMERCIAL TEMPERATURE RANGES
PIN CONFIGURATIONS
IDT72401/IDT72403 IDT72402/IDT72404 (IDT72404 Only)
NC/OE(1) IR SI D0 D1 D2 D3 GND
1 2 3 4 5 6 7 8
16 15
P16-1, D16-1 & S016-1
14 13 12 11 10 9
Vcc SO OR Q0 Q1 Q2 Q3 MR
2747 drw 02
DIP/SOIC TOP VIEW
NC/OE(2) IR SI D0 D1 D2 D3 D4 GND
1 2 3 4 5 6 7 8 9
18 17 16
P18-1, D18-1 & S018-1
15 14 13 12 11 10
Vcc SO OR Q0 Q1 Q2 Q3 Q4 MR
2747 drw 03
DIP/SOIC TOP VIEW
OE NC IR SI D0 D1 D2 D3 D4 GND
1 2 3 4 5 6 7 8 9 10
20 19 18 17 16 15 14 13 12 11
Vcc NC SO OR Q0 Q1 Q2 Q3 Q4 MR
2747 drw 04
NOTES: 1. Pin 1: NC - No Connection IDT72401, OE - IDT72403 2. Pin 1: NC - No Connection IDT72402,OE - IDT72404
C ERPACK TOP VIEW
ABSOLUTE MAXIMUM RATINGS(1)
Symbol V TERM Rating Terminal Voltage with Respect to GND Operating Temp. Temperature Under Bias Storage Temp. DC Output Current Commercial 0.5 to +7.0 Military 0.5 to +7.0 Unit V
RECOMMENDED OPERATING CONDITIONS
Symbol VCC VCC GND V IH VIL(1) Parameter Mil. Supply Voltage Com'l. Supply Voltage Supply Voltage Input High Voltage Input High Voltage Min. 4.5 4.5 0 2.0 -- Typ. 5.0 5.0 0 -- -- Max. Unit 5.5 5.5 0 -- 0.8 V V V V V
2747 tbl 02
TA TBIAS TSTG IOUT
0 to +70 55 to +125 55 to +125 50
55 to +125 65 to +135 65 to +150 50
°C °C °C mA
NOTE: 1. 1.5V undershoots are allowed for 10ns once per cycle.
NOTE: 2747 tbl 01 1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
CAPACITANCE (TA = +25°C, f = 1.0MHz)
Symbol C IN C OUT Parameter(1) Input Capacitance Output Capacitance Conditions VIN = 0V VOUT = 0V Max. 5 7 Unit pF pF
2747 tbl 03
NOTE: 1. This parameter is sampled and not 100% tested.
DC ELECTRICAL CHARACTERISTICS
(Commercial: VCC = 5.0V ± 10%, TA = 0°C to +70°C; Military: VCC = 5.0V ± 10%, TA = 55°C to +125°C)
Symbol IIL IIH V OL V OH IOS IHZ ILZ ICC
(2,3) (1)
Parameter Low-Level Input Current High-Level Input Current Low-Level Output Voltage High-Level Output Voltage Output Short-Circuit Current Off-State Output Current (IDT72403 and IDT72404) Supply Current
Test Conditions VCC = Max., GND VI VCC VCC = Max., GND VI VCC VCC = Min., IOL = 8mA VCC = Min., IOH = -4mA VCC = Max., VO = GND VCC = Max., VO = 2.4V VCC = Max., VO = 0.4V VCC = Max., f = 10MHz Com'l. Military
Min. 10 -- -- 2.4 20 -- 20 -- --
Max. -- 10 0.4 -- 110 20 -- 35 45
Unit µA µA V V mA µA µA mA mA
04
NOTES: 2747 tbl 1. Not more than one output should be shorted at a time and duration of the short-circuit should not exceed one second. Guaranteed but not tested. 2. ICC measurements are made with outputs open. OE is HIGH for IDT72403/72404. 3 For frequencies greater than 10MHZ, ICC = 35mA + (1.5mA x [f - 10MHz]) commercial, and ICC = 45mA + (1.5mA x [f - 10MHz]) military.
5.01
2
IDT72401, IDT72402, IDT72403, IDT72404 CMOS PARALLEL FIFO 64 x 4-BIT AND 64 x 5-BIT
MILITARY AND COMMERCIAL TEMPERATURE RANGES
OPERATING CONDITIONS
(Commercial: VCC = 5.0V ± 10%, TA = 0°C to +70°C; Military: VCC = 5.0V ± 10%, TA = 55°C to +125°C)
Commercial IDT72401L45 IDT72402L45 IDT72403L45 IDT72404L45 Min. Max. 9 11 0 13 9 11 20 10 3 13 0 -- -- -- -- -- -- -- -- -- -- -- IDT72401L35 IDT72402L35 IDT72403L35 IDT72404L35 Min. Max. 9 17 0 15 9 17 25 10 3 15 0 -- -- -- -- -- -- -- -- -- -- -- Military and Commercial IDT72401L25 IDT72401L15 IDT72402L25 IDT72402L15 IDT72403L25 IDT72403L15 IDT72404L25 IDT72404L15 Min. Max. Min. Max. 11 24 0 20 11 24 25 10 5 20 0 -- -- -- -- -- -- -- -- -- -- -- 11 25 0 30 11 25 25 25 5 30 0 -- -- -- -- -- -- -- -- -- -- -- IDT72401L10 IDT72402L10 IDT72403L10 IDT72404L10 Min. Max. 11 30 0 40 11 25 30 35 5 30 0 -- -- -- -- -- -- -- -- -- -- --
Symbol tSIH(1) tSIL tIDS tIDH tSOH(1) tSOL tMRW tMRS tSIR tHIR tSOR(4)
Parameters Shift in HIGH Time Shift in LOW TIme Input Data Set-up Input Data Hold Time Shift Out HIGH Time Shift Out LOW Time Master Reset Pulse Master Reset Pulse to SI Data Set-up to IR Data Hold from IR Data Set-up to OR HIGH
FIgure 2 2 2 2 5 5 8 8 4 4 7
Unit ns ns ns ns ns ns ns ns ns ns ns
2747 tbl 05
AC ELECTRICAL CHARACTERISTICS
(Commercial: VCC = 5.0V ± 10%, TA = 0°C to +70°C; Military: VCC = 5.0V ± 10%, TA = 55°C to +125°C)
Commercial IDT72401L45 IDT72402L45 IDT72403L45 IDT72404L45 Min. Max. -- -- -- -- -- -- 5 -- -- -- -- -- -- -- 9 9 45 18 18 45 18 19 -- 19 30 25 25 20 12 12 -- -- IDT72401L35 IDT72402L35 IDT72403L35 IDT72404L35 Min. Max. -- -- -- -- -- -- 5 -- -- -- -- -- -- -- 9 9 35 18 20 35 18 20 -- 20 34 28 28 20 15 12 -- -- Military and Commercial IDT72401L25 IDT72401L15 IDT72402L25 IDT72402L15 IDT72403L25 IDT72403L15 IDT72404L25 IDT72404L15 Min. Max. Min. Max. -- -- -- -- -- -- 5 -- -- -- -- -- -- -- 11 11 25 21 28 25 19 34 -- 34 40 35 35 25 20 15 -- -- -- -- -- -- -- -- 5 -- -- -- -- -- -- -- 11 11 15 35 40 15 35 40 -- 40 65 35 35 35 30 25 -- -- IDT72401L10 IDT72402L10 IDT72403L10 IDT72404L10 Min. Max. -- -- -- -- -- -- 5 -- -- -- -- -- -- -- 11 11 10 40 45 10 40 55 -- 55 65 40 40 40 35 30 -- --
Symbol tIN tIRL(1) tIRH(1) tOUT tORL(1) tORH tODH tODS tPT tMRORL tMRIRH tMRQ tOOE(3) tHZOE(3,4) tIPH
(2,4) (1)
Parameters Shift In Rate Shift In to Input Ready LOW Shift In to Input Ready HIGH Shift Out Rate Shift Out to Output Ready LOW Shift Out to Output Ready HIGH Output Data Hold (Previous Word) Output Data Shift (Next Word) Data Throughput or "Fall-Through" Master Reset to OR LOW Master Reset to IR HIGH Master Reset to Data Output LOW Output Valid from OE LOW Output High-Z from OE HIGH Input Ready Pulse HIGH Ouput Ready Pulse HIGH
FIgure 2 2 2 5 5 5 5 5 4, 7 8 8 8 9 9 4 7
Unit MHz ns ns MHz ns ns ns ns ns ns ns ns ns ns ns ns
tOPH(2,4)
NOTES: 2747 tbl 06 1. Since the FIFO is a very high-speed device, care must be excercised in the design of the hardware and timing utilized within the design. Device grounding and decoupling are crucial to correct operation as the FIFO will respond to very small glitches due to long reflective lines, high capacitances and/or poor supply decoupling and grounding. A monolithic ceramic capacitor of 0.1µF directly between VCC and GND with very short lead length is recommended. 2. This parameter applies to FIFOs communicating with each other in a cascaded mode. IDT FIFOs are guaranteed to cascade with other IDT FIFOs of like speed grades. 3. IDT72403 and IDT72404 only. 4. Guaranteed by design but not currently tested.
5.01
3
Others parts begin by id
ID-1 ID-2 ID-3 ID-4 ID-5 ID-6 ID-7 ID-8 ID-9 ID-10 ID-11 ID-12 ID-13 ID-14 ID-15 ID-16 ID-17 ID-18 ID-19 ID-20 ID-21 ID-22 ID-23 ID-24 ID-25 ID-26 ID-27 ID-28 ID-29 ID-30 ID-31 ID-32 ID-33 ID-34 ID-35 ID-36 ID-37 ID-38 ID-39 ID-40 ID-41 ID-42 ID-43 ID-44 ID-45 ID-46 ID-47 ID-48 ID-49 ID-50 ID-51 ID-52 ID-53 ID-54 ID-55 ID-56 ID-57 ID-58 ID-59 ID-60 ID-61 ID-62 ID-63 ID-64 ID-65 ID-66 ID-67 ID-68 ID-69 ID-70 ID-71 ID-72 ID-73 ID-74 ID-75 ID-76 ID-77 ID-78 ID-79 ID-80 ID-81 ID-82 ID-83 ID-84 ID-85 ID-86 ID-87 ID-88 ID-89 ID-90 ID-91 ID-92 ID-93 ID-94 ID-95 ID-96 ID-97 ID-98 ID-99 ID-100 ID-101 ID-102 ID-103 ID-104 ID-105 ID-106 ID-107 ID-108 ID-109 ID-110 ID-111 ID-112 ID-113 ID-114 ID-115 ID-116 ID-117 ID-118 ID-119 ID-120 ID-121 ID-122 ID-123 ID-124 ID-125 ID-126 ID-127 ID-128 ID-129 ID-130 ID-131 ID-132 ID-133 ID-134 ID-135 ID-136 ID-137 ID-138 ID-139 ID-140 ID-141 ID-142
|
|
|
