Details, datasheet, quote on part number: 440GXAGP
CategoryInterface and Interconnect
Description82443gx Host Bridge/controller
CompanyIntel Corporation
DatasheetDownload 440GXAGP datasheet


Features, Applications

Information in this document is provided in connection with Intel products. No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document. Except as provided in Intel's Terms and Conditions of Sale for such products, Intel assumes no liability whatsoever, and Intel disclaims any express or implied warranty, relating to sale and/or use of Intel products including liability or warranties relating to fitness for a particular purpose, merchantability, or infringement of any patent, copyright or other intellectual property right. Intel products are not intended for use in medical, life saving, or life sustaining applications. Intel may make changes to specifications and product descriptions at any time, without notice. Contact your local Intel sales office or your distributor to obtain the latest specifications and before placing your product order. The 82443GX chipset may contain design defects or errors known as errata which may cause the product to deviate from published specifications. Current characterized errata are available upon request. is a two-wire communications bus/protocol developed by Philips. SMBus is a subset of the I2C bus/protocol and was developed by Intel. Implementations of the I2C bus/protocol or the SMBus bus/protocol may require licenses from various entities, including Philips Electronics N.V. and North American Philips Corporation. Copies of documents which have an ordering number and are referenced in this document, or other Intel literature may be obtained by: calling or by visiting Intel's website at Copyright © Intel Corporation, 1997-1998 *Third-party brands and names are the property of their respective owners.

Optimized for Pentium® II and Pentium® II XeonTM processors at 100 MHz system bus frequency Supports full symmetric Multiprocessor (SMP) Protocol for up to two processors; I/O APIC related buffer management support (WSC# signal) In-order transaction and dynamic deferred transaction support Supports GTL+ and AGTL+ bus driver technology (gated GTL+ receivers for reduced power) Integrated DRAM controller 2 GB Supports to 4 double-sided DIMMs (8 rows memory) 64-bit data interface with ECC support (SDRAM only) Unbuffered and Registered SDRAM (Synchronous) Support (x-1-1-1 access @ 100 MHz) Enhanced SDRAM Open Page Architecture Support for 64-, 128-, and 256-Mbit* DRAM devices with 2k, 4k and 8k page sizes PCI Rev. 2.1, 3.3V and 5V, 33MHz interface compliant PCI Parity Generation Support Data streaming support from PCI to DRAM Delayed Transaction support for PCI-DRAM Reads Supports concurrent CPU, AGP and PCI transactions to main memory

Supports single AGP compliant device (AGP-66/133 3.3V device) AGP Specification Rev 1.0 compliant AGP-data/transaction flow optimized arbitration mechanism AGP side-band interface for efficient request pipelining without interfering with the data streams AGP-specific data buffering Supports concurrent CPU, AGP and PCI transactions to main memory AGP high-priority transactions ("expedite") support Power management functions Stop Clock Grant and Halt special cycle translation (host to PCI Bus) "Deep Green" Desktop support for system suspend/resume (i.e., DRAM and power-on suspend) SDRAM self-refresh power down support in suspend mode Independent, internal dynamic clock gating reduces average power dissipation Static STOP CLOCK support Power-on Suspend mode Suspend to DRAM ACPI compliant power management Packaging/Voltage 492 Pin BGA 3.3V core & mixed 3.3V & GTL I/O Supporting I/O Bridge System Management Bus (SMB) with support for DIMM Serial Presence Detect (SPD) PCI-ISA Bridge (PIIX4E) Power Management Support 3.3V core and mixed 5V, 3.3V I/O and interface to the 2.5V CPU signals via open-drain output buffers

The Intel® 440GX AGPset is intended for the Pentium® II processor and Pentium® II XeonTM processor platforms. The 82443GX Host Bridge provides a Host-to-PCI bridge, optimized DRAM controller and data path, and an Accelerated Graphic Port (AGP) interface. AGP is a high performance, component level interconnect targeted at 3D graphics applications and is based on a set of performance enhancements to PCI. The I/O subsystem portion of the Intel® 440GX AGPset platform is based on the (PIIX4E), a highly integrated version of the Intel's PCI-ISA bridge family.

* Proper operation of the 82443GX AGPset with 256-Mbit SDRAM devices has not yet been verified. Intel's current plans are to validate this feature in the second half of 1998 when 256-Mbit SDRAM devices are available. The Intel 82443GX may contain design defects or errors known as errata which may cause the products to deviate from published specifications. Current characterized errata are available on request.


Some Part number from the same manufacture Intel Corporation
440LX 430TX Pciset System Controller (MTXC) Timing Specifications -addendum
440MX Intel 440MX Chipset Electrical And Thermal Specificationaddendum
440MX-100 Intel 440MX-100 Pciset
440ZX Agpset
450KX/GXPCISET High-performance System Solution For Pentium(r) Pro Processor-based Pci Systems
450NX 450NX Pciset
486SX Embedded Intel486(tm) SX Processor
486SXLOWPOWER Embedded Ultra-low Power Intel486(tm) SX Processor
536EP Networking & Communications - Broadband & Access Products - Modem Chipsets - Intel 536EP Chipset
5C121 1200 Gate Chmos H-series Erasable Programmable Logic Device
6051AHP Mcs51 8-bit Control-oriented Microcontrollers
610 Pentium Processor at Icomp 610, Fractional Bus Operation - 75-MHz Core / 50-MHz Bus
6751BH Mcs51 8-bit Control-oriented Microcontrollers
800B3 Intel Advanced Boot Block Flash Memory28F004/400B3, 28F008/800B3, 28F016/160B3, 28F320B3, 28F640B3
80186 High-integration 16-bit Microprocessor
80188 High-integration 16-bit Microprocessor

28F800C3TA-110 : 3 Volt Advanced+ Boot Block Flash Memory (16m-bit)

82802AB : 82802AB/82802AC Firmware Hub (FWH)

E28F200BVB80 : 2-mbit Smartvoltage Boot Block Flash Memory Family

GE28F640W18TC60 : Intel¢ē Wireless Flash Memory

845GV : Intel 82845g/82845gl/82845gv Graphics and Memory Controller Hub (gmch)

FAIXE972MQAA4 : Single-port 10/100 Mbps PHY Transceiver

DJIXPLCD0SE000 : Advanced 8-port 10/100 Mbps PHY Transceivers

FW80321M400Q466 : 400 MHz, RISC PROCESSOR, PBGA544 Specifications: Architecture: RISC ; Data Bus: 64-Bit ; Supply Voltage: 1.3 ; Package Type: BGA, Other, PLASTIC, BGA-544 ; Pin Count: 544 ; Clock Speed: 133 MHz

RD38F1020WYBQ1 : SPECIALTY MEMORY CIRCUIT, PBGA88 Specifications: Density: 33554 kbits ; Number of Words: 2000 k ; Bits per Word: 16 bits ; Package Type: CSP, 8 X 10 MM, 1.20 MM HEIGHT, 0.80 MM PITCH, STACKED, CSP-88 ; Pins: 88 ; Supply Voltage: 1.8V ; Operating Temperature: -25 to 85 C (-13 to 185 F)

Same catergory

7037 : Multi-Ports. 32K X 18 Dual-port RAM. True Dual-Ported memory cells which allow simultaneous reads of the same memory location High-speed access ­ Commercial: 15/20ns (max.) Low-power operation ­ IDT7037L Active: 1W (typ.) Standby: 1mW (typ.) Dual chip enables allow for depth expansion without external logic IDT7037 easily expands data bus width to 36 bits or more using the Master/Slave.

AV16646DGG : 2.5v/3.3v 16-bus Transceiver 3-state. Product Supersedes data of 1996 Aug 13 IC23 Data Handbook 1998 Feb 13 16-bit universal bus interface 5V I/O Compatible 3-State buffers Output capability: +64mA/-32mA TTL input and output switching levels Input and output interface capability to systems at 5V supply Bus-hold data inputs eliminate the need for external pull-up Live insertion/extraction.

BAMHC : Buffered Radio Frequency Modem Interface. Model BAMHC The BAMHC provides hardware handshake control for Radio Frequency and other modems requiring the RTS line to control the transmitter. or RS-485 data signals to 19.2K bps are supported. The BAMHC raises RTS and buffers to 160 characters while waiting for the modem to be ready to transmit. The amount of time data is buffered is user-selectable.

FB2012A : Futurebus+ Central Arbitration Controller. The FB2012A is the central arbitration controller for the Futurebus+ product family. When a module needs to send data to or obtain data from another module, it must first gain tenure of the bus. The FB2012A controls or arbitrates tenure of the bus to one module at a time. The FB2012A includes BTL drivers and receivers for signals that use the Futurebus+.

LB1991V : 3-phase Brushless Motor Driver For Portable VCR Capstan Motor. Three-Phase Brushless Motor Driver for Portable VCR Capstan Motors The a 3-phase brushless motor driver IC that is optimal for driving the capstan motor in portable VCR products. 3-phase full-wave voltage drive technique (120° voltage-linear technique) Torque ripple correction circuit (overlap correction) Speed control technique based on motor voltage.

LSI53C1000 : Pci to Ultra160 Scsi Controller Technical Manual V2.1 2/01. This document contains proprietary information of LSI Logic Corporation. The information contained herein is not to be used by or disclosed to third parties without the express written permission of an officer of LSI Logic Corporation. LSI Logic products are not intended for use in life-support appliances, devices, or systems. Use of any LSI Logic product.

LTC1382CS : 5v Low Power Rs232 Transceiver With Shutdown. Operates from a Single 5V Supply Low Supply Current: ICC = 220µA ICC 0.2µA in Shutdown Mode ESD Protection Over ±10kV Uses Small Capacitors: 0.1µF Operates to 120kBaud Output Overvoltage Does Not Force Current Back into Supplies RS232 I/O Lines Can Be Forced ± 25V Without Damage Pin Compatible with LT1180A The is an ultra-low power 2-driver/2-receiver.

LX5225 : Terminator. Ultra 18-line, Plug And Play Scsi Terminator. The LX5225 SCSI terminator is part of Linfinity's UltraMAX family of high-performance, adaptive, non-linear mode SCSI products, which are designed to deliver true UltraSCSI performance in SCSI applications. The low voltage BiCMOS architecture employed in its design offers superior performance to older linear passive and active techniques. Linfinity's.

M66290AFP : Usb Device Controller. The is a general purpose USB (Univ ersal Serial Bus) dev ice controller compatible with the USB specif ication v ersion 1.1 and corresponds to f ull speed transf er. Built-in transceiv er circuits meet all transf ty pe which is def ined in USB. M66290A has FIFO 3k By tes f or data transf er and can set 6 endpoints (maximum). Each endpoint can be set programmable.

MODEL423COR : Rs-232 to Rs-423 Converter. Please contact Technical Support for more information. Model 423COR The to RS-423 converter converts unbalanced RS-232 signals to unbalanced RS-423 signals. The RS-423 Standard uses a data line with a ground return for each channel. The RS-423 Standard uses an unbalanced voltage digital interface to allow communication. Ten receivers can be connected.

MODEL485LP9TB : Port Powered Rs-232 to Rs-485 Converter. The is a port-powered two-channel to RS-485 converter. It converts TD and RD RS-232 lines to balanced RS-485 signals. The unit can be powered from the RS-232 handshake lines, DTR and RTS. If port powering the unit, one of these handshake lines must be asserted (high) in order to power the unit (See Table 1). DTR must be asserted to receive data. The RS-485.

PAC1284-01QR : P/active Ieee 1284 Ecp/epp Termination Network.

PCF8584 : PCF8584; I²C-bus Controller. Product Supersedes data of 1997 Mar 19 File under Integrated Circuits, IC12 1997 Oct 21 CONTENTS GENERAL ORDERING INFORMATION BLOCK DIAGRAM PINNING FUNCTIONAL General Interface Mode Control (IMC) Set-up registers S0', S2 and S3 Own address register S0' Clock register S2 Interrupt vector S3 Data shift register/read buffer S0 Control/status register S1 Register.

PCI1451GJG : CardBus Controllers. ti PCI1451, PC Cardbus Controller.

SN55107B : Dual Line Receiver. High Speed Standard Supply Voltage Dual Channels High Common-Mode Rejection Ratio High Input Impedance High Input Sensitivity Differential Common-Mode Input Voltage Range 3 V Strobe Inputs for Receiver Selection Gate Inputs for Logic Versatility TTL Drive Capability High dc Noise Margin Totem-Pole Outputs B Version Has Diode-Protected Input for Power-Off.

SN55ALS161 : Octal General-purpose Interface Bus Transceivers. 8-Channel Bidirectional Transceivers Designed to Implement Control Bus Interface Designed for Single Controller High-Speed Advanced Low-Power Schottky Circuitry Low Power Dissipation: 59 mW Max Per Channel 46 mW Max Per Channel Fast Propagation Times: 25 ns Max 20 ns Max High-Impedance pnp Inputs Receiver Hysteresis: 550 mV Typ 650 mV Typ Bus-Terminating.

XF8255 : Programmable Peripheral Interface. Core Specifics Device Family XC4000E/XL Spartan CLBs Used 64 Core +Ext logic 64 Core I/O Core1 97 Core +Ext logic 38 No External Clock2 System Clock fmax Device Tbufs, global clock buffers, Used input latches Provided with Core Documentation Users guide, application notes implementation instructions Design File netlist Viewlogic source files.

SN65HVD1781 : 70-V Fault-Protected RS-485 Transceivers his device is designed to survive overvoltage faults such as direct shorts to power supplies, mis-wiring faults, connector failures, cable crushes, and tool mis-applications. The internal current-limit circuits allow fault survivability without causing the high bus currents that otherwise might damage external.

SN65HVD1782 : 70-V Fault-Protected RS-485 Transceiver These devices are designed to survive overvoltage faults such as direct shorts to power supplies, mis-wiring faults, connector failures, cable crushes, and tool mis-applications. The internal current-limit circuits allow fault survivability without causing the high bus currents that otherwise might damage external.

0-C     D-L     M-R     S-Z