|
|
Part: EL2142CS
Category:
Description: op Amp, Differential Twisted Pair, 150MHz, SR=400V/µs, Unity Gain Stable
Company: Intersil Corporation
Datasheet: Download EL2142CS datasheet File size : 7 kB
Request For quote: Find where to buy EL2142CS
Datasheet text preview:
®
EL2142
D a ta Sheet S ep te m b e r 1998, Rev. B FN7049
Differential Line Receiver
The EL2142 is a very high bandwidth amplifier designed to extract the difference signal from noisy environments, and is thus primarily targeted for applications such as receiving signals from twisted pair lines, or any application where common mode noise injection is likely to occur. The EL2142 is stable for a gain of one, and requires two external resistors to set the voltage gain. The output common mode level is set by the reference pin (VREF), which has a -3dB bandwidth of over 100MHz. Generally, this pin is grounded, but it can be tied to any voltage reference. The output can deliver a minimum of ±50mA and is short circuit protected to withstand a temporary overload condition.
Features
· Differential input range ±2.3V · 150MHz 3dB bandwidth · 400V/µs slewrate · ±5V supplies or single supply · 50mA minimum output current · Output swing (100 load) to within 1.5V of supplies · Low power-11mA typical supply current
Applications
· Twisted pair receiver · Differential line receiver · VGA over twisted pair · ADSL/HDSL receiver · Differential to single ended amplification.
Ordering Information
PART NUMBER EL2142C N EL2142C S P ACKA GE 8-pin PDIP 8-pin SOIC TEMP. RANGE -40°C to +85°C -40°C to +85°C PKG. NO. M DP0031 M DP0027
· Reception of analog signals in a noisy environment.
Pinout
EL2142 (8-PIN SO, PDIP) TOP VIEW
1
CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures. 1-888-INTERSIL or 321-724-7143 | Intersil (and design) is a registered trademark of Intersil Americas Inc. Copyright © Intersil Americas Inc. 2003. All Rights Reserved. Elantec is a registered trademark of Elantec Semiconductor, Inc. All other trademarks mentioned are the property of their respective owners.
EL2142
Absolute Maximum Ratings (TA = 25°C)
Supply Voltage (VCCVEE) . . . . . . . . . . . . . . . . . . . . . . . . . . . 12.6V Maximum Output Current. . . . . . . . . . . . . . . . . . . . . . . . . . . . ±60mA Storage Temperature Range . . . . . . . . . . . . . . . . . .-65°C to +150°C Operating Junction Temperature . . . . . . . . . . . . . . . . . . . . . . +150°C Lead Temperature (<5 sec) . . . . . . . . . . . . . . . . . . . . . . . . . . +300°C Recommended Operating Temperature . . . . . . . . . . . -40°C to 85°C
CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. IMPORTANT NOTE: All parameters having Min/Max specifications are guaranteed. Typical values are for information purposes only. Unless otherwise noted, all tests are at the specified temperature and are pulsed tests, therefore: TJ = TC = TA
DC Electrical Specifications
PARAMET ER VSUPPLY IS VOS II N ZIN CIN VDIFF AVOL VI N VOUT IOUT(min) VN V REF PSRR C M RR2 C M RR1
VCC = +5V, VEE = -5V, TEE = 25C, VIN= 0V, RL = 100, unless otherwise specified DESCRIPTION M IN ± 3.0 TYP ± 5.0 11 -25 - 20 10 6 400 1 ±2.0 ±2.3 75 -2.6 ±2.9 50 ±3.1 60 36 -2.5 60 60 50 70 70 60 + 3.3 +4.0 MA X ± 6.3 14 40 20 UNI TS V mA mV µA k pF V dB V V mA nV/Hz V dB dB dB
Supply Operating Range (VCC-VEE) Power Supply Current (no load) Input Referred Offset Voltage Input Bias Current (VIN, VINB, VREF) Differential Input Resistance Differential Input Capacitance Differential Input Range Open Loop Voltage Gain Input Common Mode Voltage Range Output Voltage Swing (50 load to GND) Minimum Output Current Input Referred Voltage Noise Output Voltage Control Range Power Supply Rejection Ratio Input Common Mode Rejection Ratio (VIN= ±2V) Input Common Mode Rejection Ratio (full VIN range)
2
EL2142
AC Electrical Specifications
PARAMET ER BW(-3dB) SR TSTL GBWP VREFBW(-3dB) VREFSR dG d VCC = +5V, VEE = -5V, TA = 25C, VIN = 0V, RLOAD = 100, unless otherwise specified DESCRIPTION -3dB Bandwidth (Gain =1) Slewrate Settling time to 1% Gain bandwidth product VREF -3dB Bandwidth VREF Slewrate Differential gain at 3.58MHz Differential phase at 3.58MHz M IN TYP 150 400 15 200 130 100 0.2 0.2 MA X UNI TS MHz V/µs ns MHz MHz V/µsec % °
Pin Descriptions
PIN NUMBER 1 2 3 4 5 6 7 8 PIN NAME VFB VIN VINB V REF NC VCC VEE VOUT Positive supply voltage Negative supply voltage Output voltage Feedback input Non-inverting input Inverting input Sets output voltage level to VREF when VIN=VINB FUNCTION
3
EL2142 Typical Performance Curves
Frequency Response (Gain = 1)
IS vs Supply Voltage
Frequency Response vs Resistor R1 (Gain = 4)
CMRR vs Frequency
VREF Frequency Response
Distortion vs Frequency (Gain = 3, RLOAD = 100) VIN = 2VPK-PK
4
EL2142 Applications Information
one, there is little to be gained from choosing resistor R1 value below 200, for it would only result in increased power dissipation and potential signal distortion. Above 200, the bandwidth response will develop some peaking (for a gain of one), but substantially higher R1 values may be used for higher voltage gains, such as up to 1k at a gain of four before peaking will develop.
Capacitance Considerations
As with many high bandwidth amplifiers, the EL2142 prefers not to drive highly capacitive loads. It is best if the capacitance on VOUT is kept below 10pF if the user does not want gain peaking to develop. The VFB node forms a potential pole in the feedback loop, so capacitance should be minimized on this node for maximum bandwidth. The amount of capacitance tolerated on any of these nodes in an actual application will also be dependent on the gain setting and the resistor values in the feedback network.
Gain Equation
VOUT = ((R2+R1)/R1) x (VIN-VINB+VREF) when R1 tied to GND VOUT = ((R2+R1)/R1) x (VIN-VINB) when R1 tied to VREF
Choice of Feedback Resistor
For a gain of one, VOUT may be shorted back to VFB, but 100-200 improves the bandwidth. For gains greater than
100 50 VFB VIN EL2142 VINB 50 VREF VOUT
FIGURE 1. TYPICAL TWISTED PAIR APPLICATION
FIGURE 2. COAXIAL CABLE DRIVER PAIR APPLICATION
5
Others parts begin by el
EL-1 EL-2 EL-3 EL-4 EL-5 EL-6 EL-7 EL-8 EL-9 EL-10 EL-11 EL-12 EL-13 EL-14 EL-15 EL-16 EL-17 EL-18
|
|
|
