Digchip : Database on electronics components
 
Member, Distributor  
Log In
Email:
Password:


Part: EL7554

Category:

Description: Pwm, Synchronous 4A Converter With 5% Voltage Margining And Power Sequencing

Company: Intersil Corporation

Datasheet: Download EL7554 datasheet     File size : 485 kB

Request For quote: Find where to buy EL7554



Datasheet text preview:
®

EL755 4
Da ta Sheet A pr i l 7, 2004 FN 7 3 60 . 1

Monolithic 4 Amp DC-DC Step-Down Regulator
The EL7554 is a full-feature synchronous 4A step-down regulator capable of up to 96% efficiency. This device operates from 3V to 6V VIN input supply. With internal CMOS power FETs, the device can operate at up to 100% duty ratio, allowing for output voltage range from 0.8V up to nearly VIN.The adjustable high switching frequency of up to 1MHz enables the use of small components, making the whole converter occupy less than 0.58 square inch with components on one side of the PCB. The EL7554 operates at constant frequency PWM mode, making external synchronization possible. The EL7554 features soft-start and full start-up control, which eliminates the in-rush current and enables users to control the start-up of multiple converters to any configuration with ease. The EL7554 also offers a ±5% voltage margining capability that allows raising and lowering of the supplies derived from the EL7554 to validate the performance and reliability of system cards quickly and easily during manufacturing testing. A junction temperature indicator conveniently monitors the silicon die temperature, saving designers time in the tedious thermal characterization. An easy-to-use simulation tool is available for download and can be used to modify design parameters such as switching frequency, voltage ripple, ambient temperature, as well as view schematics waveforms, efficiency graphs, and complete BOM with Gerber layout. The EL7554 is available in a 28-pin HTSSOP package and is specified for operation over the -40°C to +85°C temperature range.

Features
· Integrated MOSFETs · 4A continuous output current · Up to 96% efficiency · All ceramic capacitors · Multiple supply start-up tracking · Built-in ±5% voltage margining · 3V to 6V input voltage · 0.58 in2 footprint with components on one side of PCB · Adjustable switching frequency to 1MHz · Oscillator synchronization possible · 100% duty ratio · Junction temperature indicator · Over-temperature protection · Internal soft-start · Variable output voltage down to 0.8V · Power-good indicator · 28-pin HTSSOP package

Applications
· Point-of-regulation power supplies · FPGA Core and I/O supplies · DSP, CPU Core, and IO supplies · Logic/Bus supplies · Portable equipment

Ordering Information
PART NUMBE R E L7554I RE E L7554I RE-T 7 E L7554I RE-T 13 PACKAGE 28-Pin HTSSOP 28-Pin HTSSOP 28-Pin HTSSOP TAPE & REEL 7" 13" PKG. DWG. # MD P 0 0 4 8 MDP 0048 MDP 0048

Related Documentation
· Technical Brief 418 - Using the EL7554 Demo Board · Easy to use applications software simulation tool available at www.intersil.com/dc-dc

1

CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures. 1-888-INTERSIL or 321-724-7143 | Intersil (and design) is a registered trademark of Intersil Americas Inc. Copyright © Intersil Americas Inc. 2004. All Rights Reserved. Elantec is a registered trademark of Elantec Semiconductor, Inc. All other trademarks mentioned are the property of their respective owners.

EL7554 Typical Application Diagram
CC R2 10.2K R1 12.7K RC 1 COMP 0.018µF 2.32K 2 VREF 0.018µF 3 FB 4 VO 5 VTJ 6 TM 7 SEL 8 LX 2.2µH VO U T (1.8V, 4A) 47µF CO U T 9 LX 1 0 LX 11 LX 1 2 LX 1 3 LX 1 4 NC STN 2 6 STP 2 5 0.22µF EN 2 4 PG 2 3 VDD 22 VIN 21 VIN 20 VIN 19 PGND 18 PGND 17 PGND 16 N C 15 CI N VIN (3V TO 6V) 2x10µF CO SC 2 7 CO S C SGND 28 220pF

2

EL7554
Absolute Maximum Ratings (TA = 25°C)
VIN, VDD to SGND. . . . . . . . . . . . . . . . . . . . . . . . . . . -0.3V to +6.5V VX to PGND. . . . . . . . . . . . . . . . . . . . . . . . . . . . . -0.3V to VIN +0.3V SGND to PGND . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -0.3V to +0.3V COMP, VREF, FB, VO, VTJ, TM, SEL, PG, EN, STP, STN, COSC to SGND . . . . . -0.3V to VDD +0.3V Storage Temperature . . . . . . . . . . . . . . . . . . . . . . . . -65°C to +150°C Junction Temperature . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . +135°C Ambient Operating Temperature . . . . . . . . . . . . . . . . -40°C to +85°C

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

IMPORTANT NOTE: All parameters having Min/Max specifications are guaranteed. Typ values are for information purposes only. Unless otherwise noted, all tests are at the specified temperature and are pulsed tests, therefore: TJ = TC = TA

DC Electrical Specifications
PARAMETER VIN VREF VREFTC VREFLOAD VRAMP IOSC_CHG IOSC_DIS IVDD IVDD_OFF VDD_OFF VDD_ON TOT THYS ILEAK ILMAX RDSON1 RDSONTC2 RDSONTC ISTP ISTN VPGP VPGN VPG_HI VPG_LO VOVP VFB VFB_LINE GMEA VFB_TC FS IFB Input Voltage Range Reference Accuracy

VDD = VIN = 3.3V, TA = TJ = 25°C, COSC = 390pF, Unless Otherwise Specified CONDITIONS MI N 3 1.24 1. 26 50 0 < IREF < 50µA -1 1. 15 0.1V < VOSC < 1.25V 0.1V < VOSC < 1.25V VEN = 1 (L disconnected) EN = 0 2. 4 2. 6 135 20 EN = 0, LX = 6V (low FET), LX = 0V (high FET) 6 35 30 0.2 VSTP = VIN/2 VSTN = VIN/2 With respect to target output voltage With respect to target output voltage IPG = 1mA IPG = -1mA 10 ILOAD = 0A VIN = 3.3V, VIN = 10%, ILOAD = 0A VCC = 0.65V 0°C < TA < 85°C, ILOAD = 3A 300 VFB = 0V 85 0.79 0.8 0.2 125 ±1 370 100 440 200 0. 81 0.5 165 6 -14 2. 6 0.5 -4 2.5 2.5 4 14 -6 70 60 10 2 200 8 2.7 1 5 1.5 2. 65 2. 95 TYP M AX 6 1. 28 UNIT V V ppm/ ° C % V µA mA mA mA V V °C °C µA A m m m/°C µA µA % % V V % V % µs % kHz nA

DESCRIPTION

Reference Temperature Coefficient Reference Load Regulation Oscillator Ramp Amplitude Oscillator Charge Current Oscillator Discharge Current VDD Supply Current VDD Standby Current VDD for Shutdown VDD for Startup Over-temperature Threshold Over-temperature Hysteresis Internal FET Leakage Current Peak Current Limit PFET On Resistance NFET On Resistance RDSON Tempco STP Pin Input Pull-down Current STN Pin Input Pull-up Current Positive Power Good Threshold Negative Power Good Threshold Power Good Drive High Power Good Drive Low Output Over-voltage Protection Output Initial Accuracy Output Line Regulation Error Amplifier Transconductance Output Temperature Stability Switching Frequency Feedback Input Pull-up Current

3

EL7554
DC Electrical Specifications
PARAMETER VEN_HI VEN_LO IEN TM, SEL_HI TM, SEL_LO VDD = VIN = 3.3V, TA = TJ = 25°C, COSC = 390pF, Unless Otherwise Specified CONDITIONS MI N 2. 6 1 VEN = 0 -4 2. 6 1 -2.5 TYP M AX UNIT V V µA V V

DESCRIPTION EN Input High Level EN Input Low Level Enable Pull-up Current Input High Level Input Low Level

Pin Descriptions
PIN NUMBER 1 2 3 4 5 6 7 8, 9, 10, 11, 12, 13 14, 15 16, 17, 18 19, 20, 21 22 23 24 25 26 27 28 PIN NAME C O MP V REF FB VO VTJ TM SEL LX NC PG ND VIN VDD PG EN STP STN COSC SG ND PIN FUNCTION Error amplifier output; place loop compensation components here Bandgap reference bypass capacitor; typically 0.01µF to 0.047µF to SGND Voltage feedback input; connected to external resistor divider between VOUT and SGND for adjustable output; also used for speed-up capacitor connection Output sense for fixed output; also used for speed-up capacitor connection Junction temperature monitor output, connected to a 0.01µF - 0.047µF to SGND Stress test enable; allows ±5% output movement; needs a pull-down resistor (1K - 100K); connect to SGND if function is not used Positive or negative voltage margining set pin; needs a pull-down resistor (1K - 100K); connect to SGND if function is not used Inductor drive pin; high current output whose average voltage equals the regulator output voltage Not used Ground return of the regulator; connected to the source of the low-side synchronous NMOS Power FET Power supply input of the regulator; connected to the drain of the high-side PMOS Power FET Control circuit positive supply; connected to VIN through an internal 20 resistor Power-good window comparator output; logic 1 when regulator output is within ±10% of target output voltage Chip enable, active high; a 2µA internal pull-up current enables the device if the pin is left open; a capacitor can be added at this pin to delay the start of a converter Auxilliary supply tracking positive input; tied to regulator output to synchronize start-up with a second supply; leave open for standalone operation; 2µA internal pull-up current Auxiliary supply tracking negative input; connect to output of a second supply to synchronize start-up; leave open for standalone operation; 2µA internal pull-up current Oscillator timing capacitor (see performance curves) Control circuit negative supply or signal ground

4

EL7554 Block Diagram
TM SEL VREF VTJ 2.2nF EN VD D JUNCTION TEMPERATURE VOLTAGE REFERENCE 0.018µF CO S C 220pF

OSCILLATOR VD D 20 0.22µF VI N

STP STN

POWER TRACKING PWM CONTROLLER

VIN 2x10µF

POWER FET DRIVERS POWER FET

2.2µH VOUT (UP TO 4A) 47µF PGND

EA CURRENT SENSE COMP RC CC SGND FB R1 R2 VREF + VO VD D PG

5




Others parts begin by el
EL-1   EL-2   EL-3   EL-4   EL-5   EL-6   EL-7   EL-8   EL-9   EL-10   EL-11   EL-12   EL-13   EL-14   EL-15   EL-16   EL-17   EL-18