|
Details, datasheet, quote on part number:HSP43168GC-45
| |
Datasheet text preview:
HSP43168
D a ta Sheet Nov e m b e r 1999 F i l e Number 2808.8
Dual FIR Filter
The HSP43168 Dual FIR Filter consists of two independent 8-tap FIR filters. Each filter suppor ts decimation from 1 to 16 and provides on-board storage for 32 sets of coefficients. The Block Diagram shows two FIR cells each fed by a separate coefficient bank and one of two separate inputs. The outputs of the FIR cells are either summed or multiplexed by the MUX/Adder. The compute power in the FIR Cells can be configured to provide quadrature filtering, complex filtering, 2-D convolution, 1-D/2-D correlations, and inter polating/decimating filters. The FIR cells take advantage of symmetry in FIR coefficients by pre-adding data samples prior to multiplication. This allows an 8-tap FIR to be implemented using only 4 multipliers per filter cell. These cells can be configured as either a single 16-tap FIR filter or dual 8-tap FIR filters. Asymmetric filtering is also supported. Decimation of up to 16 is provided to boost the effective number of filter taps from 2 to 16 times. Further, the Decimation Registers provide the delay necessary for fractional data conversion and 2-D filtering with kernels to 16 x16. The flexibility of the Dual is further enhanced by 32 sets of user programmable coefficients. Coefficient selection may be changed asynchronously from clock to clock. The ability to toggle between coefficient sets further simplifies applications such as polyphase or adaptive filtering. The HSP43168 is a low power fully static design implemented in an advanced CMOS process. The configuration of the device is controlled through a standard microprocessor interface.
Features
· Two Independent 8-Tap FIR Filters Configurable as a Single 16-Tap FIR · 10-Bit Data and Coefficients · On-Board Storage for 32 Programmable Coefficient Sets · Up To: 256 FIR Taps, 16 x 16 2-D Kernels, or 10 x 19-Bit Data and Coefficients · Programmable Decimation to 16 · Programmable Rounding on Output · Standard Microprocessor Interface
Applications
· Quadrature, Complex Filtering · Image Processing · Polyphase Filtering · Adaptive Filtering
Ordering Information
PART NUMBER HSP43168VC-33 HSP43168VC-40 HSP43168VC-45 HSP43168JC-33 HSP43168JC-40 HSP43168JC-45 HSP43168JI-40 HSP43168GC-45 TEMP. RANGE (oC) 0 to 70 0 to 70 0 to 70 0 to 70 0 to 70 0 to 70 -40 to 85 0 to 70 PACKAGE 100 Ld MQFP 100 Ld MQFP 100 Ld MQFP 84 Ld PLCC 84 Ld PLCC 84 Ld PLCC 84 Ld PLCC 84 Ld CPGA PKG. NO. Q100.14x20 Q100.14x20 Q100.14x20 N84.1.15 N84.1.15 N84.1.15 N84.1.15 G84.A
Block Diagram
10 CIN0 - 9 A0 - 8 WR CSEL0 - 4 9 CONTROL / CONFIGURATION
COEFFICIENT BANK A 10 INA0 - 9 FIR CELL A MUX MUX
COEFFICIENT BANK B
FIR CELL B
INB0 - 9/ OUT0 - 8
10
MUX / ADDER 9 OEL OEH 19 OUT9 - 27
1
CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures. 1-888-INTERSIL or 407-727-9207 | Copyright © Intersil Corporation 1999
HSP43168 Pinouts
84 LEAD CPGA BOTTOM VIEW
11 A RVRS 10 WR 9 GND 8 A1 7 A4 6 A7 5 A8 4 3 2 1 CIN8 CSEL1 CSEL3 CSEL4 PIN 'A1' ID A MUX1 A0 A3 A2 VCC CSEL2 CIN9 CIN7 CIN5 B K OUT18 VCC OUT16 OUT13 VCC INB0 INB2 GND INB7 INB8 INA1 K 11 L GND 10 9 8 OUT15 OUT14 OUT12
84 LEAD CPGA TOP VIEW
7 6 5 INB1 4 INB4 3 INB5 2 INB6 1 INB9 L OUT10 OUT11
B SHFTEN
MUX0
C
TXFR
FWRD
A5
A6
CSEL0
CIN6
CIN4
C
J OUT19
OUT17
OUT9
OEL
INB3
INA0
INA2
J
D
VCC
ACCEN
GND
CIN3
D
H OUT21
OUT20
INA3
INA4
H
E
OEH
GND
CLK
CIN2
CIN1
CIN0
E
G OUT24
OUT23 OUT25
INA7
INA5
INA6
G
F
OUT27 OUT22 OUT26
HSP43168 BOTTOM VIEW
INA8
INA9
VCC
F
F OUT27
OUT22 OUT26
HSP43168 TOP VIEW
INA8
INA9
VCC
F
G
OUT24 OUT23 OUT25
INA7
INA5
INA6
G
E
OEH
GND
CLK
CIN2
CIN1
CIN0
E
H
OUT21 OUT20
INA3
INA4
H
D
VCC
ACCEN
GND
CIN3
D
J
OUT19 OUT17
OUT9
OEL
INB3
INA0
INA2
J
C
TXFR
FWRD
A5
A6
CSEL0
CIN6
CIN4
C
K
OUT18
VCC
OUT16 OUT13
VCC
INB0
INB2
GND
INB7
INB8
INA1
K
B SHFTEN
MUX0
MUX1
A0
A3
A2
VCC
CSEL2
CIN9
CIN7
CIN5
B A PIN 'A1' ID
L
GND 11
OUT15 OUT14 OUT12 OUT10 OUT11 10 9 8 7 6
INB1 5
INB4 4
INB5 3
INB6 2
INB9 1
L
A
RVRS 11
WR 10
GND 9
A1 8
A4 7
A7 6
A8 5
CSEL1 CSEL3 CSEL4 4 3 2
CIN8 1
84 LEAD PLCC TOP VIEW
CSEL 4
CSEL 3
CSEL 2
CSEL 1
CSEL 0
MUX 1
11 10 9 CIN 7 CIN 6 CIN 5 CIN 4 GND CIN 3 CIN 2 CIN 1 CIN 0 INA 9 INA 8 INA 7 INA 6 INA 5 VCC INA 4 INA 3 INA 2 INA 1 INA 0 INB 9 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32
8
7
6
5
4
3
2
1 84 83 82 81 80 79 78 77 76 75 74 73 72 71 70 69 68 67 66 65 64 63 62 61 60 59 58 57 56 55 54 RVRS FWD SHFTEN TXFR ACCEN VCC CLK GND OEH OUT 27 OUT 26 OUT 25 OUT 24 OUT 23 OUT 22 OUT 21 OUT 20 OUT 19 OUT 18 OUT 17 VCC
33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 OUT 10 VCC OUT 14 OUT 15 OUT 11 OUT 12 OUT 13 OUT 16 INB 8 INB 7 INB 6 INB 5 INB 4 INB 3 INB 2 INB 1 INB 0 OEL GND OUT 9 GND
2
MUX 0
CIN 8
CIN 9
GND
VCC
WR
A8
A7
A6
A5
A4
A3
A2
A1
A0
HSP43168 Pinouts
(Continued) 100 LEAD MQFP TOP VIEW
CIN9 CSEL4 CSEL3 CSEL2 CSEL1 CSEL0 VCC VCC A8 A7 A6 A5 A4 A3 A2 A1 A0 GND GND WR 100 99 98 97 96 95 94 93 92 91 90 89 88 87 86 85 84 83 82 81 CIN8 NC CIN7 NC CIN6 CIN5 CIN4 GND GND CIN3 CIN2 CIN1 CIN0 INA9 INA8 INA7 INA6 INA5 VCC VCC INA4 INA3 INA2 INA1 INA0 NC NC INB9 INB8 INB7 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 INB6 INB5 GND GND INB4 INB3 INB2 INB1 INB0 OEL OUT9 OUT10 VCC VCC OUT11 OUT12 OUT13 OUT14 OUT15 OUT16 80 79 78 77 76 75 74 73 72 71 70 69 68 67 66 65 64 63 62 61 60 59 58 57 56 55 54 53 52 51 MUX1 MUX0 RVRS NC FWRD SHIFTEN TXFR ACCEN VCC VCC CLK GND GND OEH OUT27 OUT26 OUT25 OUT24 OUT23 OUT22 OUT21 OUT20 OUT19 OUT18 OUT17 NC VCC VCC GND GND
3
|
|
