Digchip : Database on electronics components
Electronic components database
Search:                      In section:
Member, Distributor  
Log In
Email:
Password:

Details, datasheet, quote on part number:KT12864D8FN3UAXXB
 
 
Part:KT12864D8FN3UAXXB
Category:Memory => DRAM => SDR SDRAM => Modules => 1 GB => ->SODIMM
Description:
Company:Kentron Technologies, Inc.
Datasheet:Download KT12864D8FN3UAXXB datasheet   File size : 264 kB
Request For quote:  Find where to buy KT12864D8FN3UAXXB
 



Datasheet text preview:
64M x 64 / 72 DDR FEMMA SODIMM 128M x 64 / 72 DDR FEMMA SODIMM
DDR FEMMA SODIMM MODULE
512 MByte (64M x 64 / 72) 1GByte (128M x 64 / 72) Unbuffered 200 Pin - PC1600/2100 DDR SODIMM
General Description:
This memory module is a high density Unbuffered DDR synchronous dynamic RAM module organized as x64 or x72 in a 200-pin Small Outline Dual In-Line Memory Module (SODIMM) package. The module utilizes eighteen (18) X8 DDR SDRAM devices in a TSOP II 400 mil package. A zero delay buffer drives the input clock to all DDR SDRAM devices. A 256 Byte Serial EEPROM contains the module configuration information. The EEPROM can be configured to a customer's specifications. These modules utilize a double data rate architecture to achieve high speed operation, offering substantial advances in operating performance, including the ability to synchronously burst data at a high rate with automatic column-address generation, interleave between internal banks in order to hide precharge time, and the capability to randomly change column address on each clock cycle during burst.
Features:
High density: 512 MB (64M x 64) or 512MB (64Mx72 - ECC) 1024 MB (128M x 64) or 1024MB (128Mx72 - ECC) Cycle time: 10 ns (100 MHz) 7.5 ns (133 MHz) Double-data-rate architecture; two data transfers per clock cycle Fast data transfer rates PC1600 or PC2100 JEDEC Standard 200 Pin Unbuffered DDR SODIMM Pinout Utilizes 200 Mb/s and 266 Mb/s DDR SDRAM components Single power supply of 2.5V ± 0.2V 2.5V I/O (SSTL_2 compatible) Bi-directional data strobe (DQS) transmitted/received with data Unbuffered Control and Address Lines On-board PLL Clock Driver (2 msec settling time) 8K Refresh in 64ms (7.8 usec per row) Auto Precharge and Auto Refresh Modes handled by SDRAM Devices Programmable Burst Type, Burst Length and CAS Latency of SDRAM Devices Serial Presence Detect with EEPROM Package Height: 1.25 inches (+/- 10mils) Patented
Kentron Technologies, Inc. 155 West Street Wilmington, MA 01887 Phone: (978) 988-9100 Fax (978) 988-5550 www.kentrontech.com
64M x 64 / 72 DDR FEMMA SODIMM 128M x 64 / 72 DDR FEMMA SODIMM
Absolute Maximum Ratings*: Item
Supply voltage (VDD Relative to VSS) Supply voltage I/O voltage relative to VSS Operating temperature Storage temperature Short circuit output current
Symbol
V DD V DDQ VI/O Topr Tstg Iout
Rating
-1V to 3.6V -1V to 3.6V VDDQ ± 0.5V 0 ­ 70 -55 ­150 50
Unit
V V °C °C mA
* Permanent device damage may occur if absolute maximum ratings are exceeded. Functional operation should be restricted to the conditions as detailed in the sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
Recommended Operating Conditions:
(Voltage referenced to VDD. TA = 0 to 70 °C)
Item
Supply voltage I/O Supply Voltage Input high voltage Input low voltage
Symbol
V DD V DDQ VIH VIL
Min.
2.3 2.3 VREF + 0.18 -0.3
Typ.
2.5
Max.
2.7 2.7 Vdd+ 0.3 VREF ­0.18
Unit
V V V V
Capacitance:
(TA=25°C, VDD=2.5V±0.2V)
Parameter Input capacitance ( /CS0~/CS1) Input capacitance (/DQMBs) Input capacitance (CK0) Input capacitance (/RAS, /CAS, /WE, A0-A12) Input/Output capacitance (DQ0~DQ63, CB0~CB7, DQS0~DQS8)
Symbol CIN CIN CIN CIN CI/O
Max. 32 6.4 4 64 11
Unit pF pF pF pF pF
Kentron Technologies, Inc. (978) 988-9100 PRELIMINARY Rev. 01/02
Page 2
64M x 64 / 72 DDR FEMMA SODIMM 128M x 64 / 72 DDR FEMMA SODIMM
Pin Names:
A0-A9, A11-A12 A10/AP BA0-BA1 DQ0-DQ63 DQS0-DQS8 CB0-CB7 CK2,/CK2 CKE0-CKE1 /S0-/S1 /RAS /CAS Address input Address input/Auto precharge Bank select Data input/output Data strobe input/output Data check bits Clock input Clock enable input Chip select input Row address strobe Column address strobe /WE DM0-DM8 VDD VSS VREF VDDSPD SDA SCL SA0-2 VDDID DU Write enable Data ­ in mask Power supply Ground Power supply for reference EEPROM power supply Serial data I/O Serial clock Address in EEPROM VDD ID flag Reserved
Pinout:
No. 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 Designation VREF VREF VSS VSS DQ0 DQ4 DQ1 DQ5 VDD VDD DQS0 DM0 DQ2 DQ6 VSS VSS DQ3 DQ7 DQ8 DQ12 VDD VDD DQ9 DQ13 DQS1 DM1 VSS VSS DQ10 DQ14 DQ11 DQ15 VDD VDD CK0 (NC) VDD /CK0 (NC) VSS VSS VSS No. 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 Designation DQ16 DQ20 DQ17 DQ21 VDD VDD DQS2 DM2 DQ18 DQ22 VSS VSS DQ19 DQ23 DQ24 DQ28 VDD VDD DQ25 DQ29 DQS3 DM3 VSS VSS DQ26 DQ30 DQ27 DQ31 VDD VDD CB0 CB4 CB1 CB5 VSS VSS DQS8 DM8 CB2 CB6 No. 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 Designation VDD VDD CB3 CB7 DU DU VSS VSS CK2 VSS /CK2 VDD VDD VDD CKE1 CKE0 DU/A13 DU/BA2 A12 A11 A9 A8 VSS VSS A7 A6 A5 A4 A3 A2 A1 A0 VDD VDD A10/AP BA1 BA0 /RAS /WE /CAS No. 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 Designation /S0 /S1 DU DU VSS VSS DQ32 DQ36 DQ33 DQ37 VDD VDD DQS4 DM4 DQ34 DQ38 VSS VSS DQ35 DQ39 DQ40 DQ44 VDD VDD DQ41 DQ45 DQS5 DM5 VSS VSS DQ42 DQ46 DQ43 DQ47 VDD VDD VDD /CK1 (NC) VSS CK1 (NC) No. 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 Designation Vss VSS DQ48 DQ52 DQ49 DQ53 VDD VDD DQS6 DM6 DQ50 DQ54 Vss VSS DQ51 DQ55 DQ56 DQ60 VDD VDD DQ57 DQ61 DQS7 DM7 VSS VSS DQ58 DQ62 DQ59 DQ63 VDD VDD SDA SA0 SCL SA1 VDDSPD SA2 VDDID DU
Kentron Technologies, Inc. (978) 988-9100 PRELIMINARY Rev. 01/02
Page 3