Details, datasheet, quote on part number: GAL16V8D
CategoryFPGAs/PLDs => PLDs (Programmable Logic Devices) => SPLDs (Simple PLD)
DescriptionGAL16V8B (5.0V)8 Macrocells
CompanyLattice Semiconductor Corp.
DatasheetDownload GAL16V8D datasheet
Find where to buy


Features, Applications
High Performance E2CMOS PLD Generic Array LogicTM Features

HIGH PERFORMANCE E2CMOS® TECHNOLOGY 3.5 ns Maximum Propagation Delay Fmax = 250 MHz 3.0 ns Maximum from Clock Input to Data Output UltraMOS® Advanced CMOS Technology to 75% REDUCTION IN POWER FROM BIPOLAR 75mA Typ Icc on Low Power Device 45mA Typ Icc on Quarter Power Device ACTIVE PULL-UPS ON ALL PINS E2 CELL TECHNOLOGY Reconfigurable Logic Reprogrammable Cells 100% Tested/100% Yields High Speed Electrical Erasure (<100ms) 20 Year Data Retention EIGHT OUTPUT LOGIC MACROCELLS Maximum Flexibility for Complex Logic Designs Programmable Output Polarity Also Emulates 20-pin PAL® Devices with Full Function/Fuse Map/Parametric Compatibility PRELOAD AND POWER-ON RESET OF ALL REGISTERS 100% Functional Testability APPLICATIONS INCLUDE: DMA Control State Machine Control High Speed Graphics Processing Standard Logic Speed Upgrade ELECTRONIC SIGNATURE FOR IDENTIFICATION

9 I GND 11 I/OE I/O/Q 13 I/O/Q 6 4 I/CLK Vcc 20 18 I/O/Q 16 I/O/Q

The 3.5 ns maximum propagation delay time, combines a high performance CMOS process with Electrically Erasable (E2) floating gate technology to provide the highest speed performance available in the PLD market. High speed erase times (<100ms) allow the devices to be reprogrammed quickly and efficiently. The generic architecture provides maximum design flexibility by allowing the Output Logic Macrocell (OLMC) to be configured by the user. An important subset of the many architecture configurations possible with the GAL16V8 are the PAL architectures listed in the table of the macrocell description section. GAL16V8 devices are capable of emulating any of these PAL architectures with full function/fuse map/parametric compatibility. Unique test circuitry and reprogrammable cells allow complete AC, DC, and functional testing during manufacture. As a result, Lattice Semiconductor delivers 100% field programmability and functionality of all GAL products. In addition, 100 erase/write cycles and data retention in excess of 20 years are specified.

LATTICE SEMICONDUCTOR CORP., 5555 Northeast Moore Ct., Hillsboro, Oregon 97124, U.S.A. Tel. 268-8000; 1-800-LATTICE; FAX (503) 268-8556;

20-Lead PLCC 20-Lead PLCC 20-Pin Plastic DIP 20-Lead PLCC 20-Pin SOIC 20-Pin Plastic DIP 20-Lead PLCC 20-Pin Plastic DIP 20-Lead PLCC 20-Pin SOIC 20-Pin Plastic DIP 20-Lead PLCC 20-Pin Plastic DIP 20-Lead PLCC 20-Pin SOIC 20-Pin Plastic DIP 20-Lead PLCC 20-Pin Plastic DIP 20-Lead PLCC 20-Pin SOIC

20-Pin Plastic DIP 20-Lead PLCC 20-Pin Plastic DIP 20-Lead PLCC 20-Pin Plastic DIP 20-Lead PLCC 20-Pin Plastic DIP 20-Lead PLCC 20-Pin Plastic DIP 20-Lead PLCC 20-Pin Plastic DIP 20-Lead PLCC

GAL16V8D Device Name Grade Blank = Commercial I = Industrial

The following discussion pertains to configuring the output logic macrocell. It should be noted that actual implementation is accomplished by development software/hardware and is completely transparent to the user. There are three global OLMC configuration modes possible: simple, complex, and registered. Details of each of these modes are illustrated in the following pages. Two global bits, SYN and AC0, control the mode configuration for all macrocells. The XOR bit of each macrocell controls the polarity of the output in any of the three modes, while the AC1 bit of each of the macrocells controls the input/output configuration. These two global and 16 individual architecture bits define all possible configurations a GAL16V8. The information given on these architecture bits is only to give a better understanding of the device. Compiler software will transparently set these architecture bits from the pin definitions, so the user should not need to directly manipulate these architecture bits. The following is a list of the PAL architectures that the GAL16V8 can emulate. It also shows the OLMC mode under which the GAL16V8 emulates the PAL architecture.

GAL16V8 Global OLMC Mode Registered Complex Simple

Software compilers support the three different global OLMC modes as different device types. These device types are listed in the table below. Most compilers have the ability to automatically select the device type, generally based on the register usage and output enable (OE) usage. Register usage on the device forces the software to choose the registered mode. All combinatorial outputs with OE controlled by the product term will force the software to choose the complex mode. The software will choose the simple mode only when all outputs are dedicated combinatorial without OE control. The different device types listed in the table can be used to override the automatic device selection by the software. For further details, refer to the compiler software manuals. When using compiler software to configure the device, the user must pay special attention to the following restrictions in each mode. In registered mode pin 1 and pin 11 are permanently configured as clock and output enable, respectively. These pins cannot be configured as dedicated inputs in the registered mode. In complex mode pin 1 and pin 11 become dedicated inputs and use the feedback paths of pin 19 and pin 12 respectively. Because of this feedback path usage, pin 19 and pin 12 do not have the feedback option in this mode. In simple mode all feedback paths of the output pins are routed via the adjacent pins. In doing so, the two inner most pins ( pins 15 and 16) will not have the feedback option as these pins are always configured as dedicated combinatorial output.


1) Used with Configuration keyword. 2) Prior to Version 2.0 support. 3) Supported on Version 1.20 or later.


Related products with the same datasheet
Some Part number from the same manufacture Lattice Semiconductor Corp.
GAL16V8D-10 GAL16V8B (5.0V)8 Macrocells
GAL16V8D-10LD/833 High Performance E2cmos PLD Generic Array Logic
GAL16V8D-10LI GAL16V8B (5.0V)8 Macrocells
GAL16V8D-10LJI High Performance E2cmos PLD Generic Array Logic
GAL16V8D-10Q GAL16V8B (5.0V)8 Macrocells
GAL16V8D-10QJ High Performance E2cmos PLD Generic Array Logic
GAL16V8D-15L GAL16V8B (5.0V)8 Macrocells
GAL16V8D-15LD/833 High Performance E2cmos PLD Generic Array Logic
GAL16V8D-15LI GAL16V8B (5.0V)8 Macrocells
GAL16V8D-15LJI High Performance E2cmos PLD Generic Array Logic
GAL16V8D-15Q GAL16V8B (5.0V)8 Macrocells
GAL16V8D-15QJ High Performance E2cmos PLD Generic Array Logic
GAL16V8D-20QI GAL16V8B (5.0V)8 Macrocells
GAL16V8D-20QJI High Performance E2cmos PLD Generic Array Logic
GAL16V8D-25L GAL16V8B (5.0V)8 Macrocells
GAL16V8D-25LJ High Performance E2cmos PLD Generic Array Logic
GAL16V8D-25Q GAL16V8B (5.0V)8 Macrocells
GAL16V8D-25QJ High Performance E2cmos PLD Generic Array Logic
GAL16V8D-3L GAL16V8B (5.0V)8 Macrocells
GAL16V8D-3LJ High Performance E2cmos PLD Generic Array Logic
GAL16V8D-5L GAL16V8B (5.0V)8 Macrocells

ISPLSI2128VE-135LB10064 : Isplsi 2128VE (3.3V)128 Macrocells

LC4384B-35F256C : Ispmach 4032B (2.5V)32 Macrocells

ORT42G5 : 0.6 to 3.7 Gbps XAUI and FC Fpscs

LFEC15E-5FN256C : Latticeecp/ec Family Data Sheet

LFE212SE-7FN484I : Latticeecp2/m Family Data Sheet

LX64EVIFN1003 : High Performance Interfacing and Switching

LCMXO2280LUTSE-4T144CES : Machxo Family Data Sheet

LC51024MB-4FN672I : 3.3v, 2.5V and 1.8V In-system Programmable Expanded Programmable Logic Device Xpld¢â Family

M5-256/256-12HI : Fifth Generation MACH Architecture

ISPLSI2032VE225LB49 : In-system Programmable 3.3V Superwide High Density PLD

LFXP15C-4QN208I : FPGA, 1932 CLBS, 375 MHz, PBGA256 Specifications: Device Type: FPGA ; Logic Cells / Logic Blocks: 1932 ; Package Type: Other, 17 X 17 MM, 1 MM PITCH, PLASTIC, FPBGA-256 ; Pins: 256 ; Internal Frequency: 375 MHz ; Propagation Delay: 0.6300 ns ; Operating Temperature: -40 to 100 C (-40 to 212 F) ; Supply Voltage: 1.8V

0-C     D-L     M-R     S-Z