|Category||DSPs (Digital Signal Processors)|
|Description||Ultra-sleek, extremely low-power DSP
The LSI403US is a low-cost, low-power voice processor in an ultra-thin package that delivers the perfect mix of high performance and small footprint necessary in Voice over WiFi (VoWiFi) applications such as cell phones, PDAs and other handheld devices.Based upon the award-winning, ultra-low-cost, low-power LSI403LC processor, the LSI403US features a sleek 144 LBGA (7 mm x 7 mm) package, dual TDM ports for audio ADC/DACs, interfaces for additional wireless devices, such as WLAN and Bluetooth, and is perfect for VoWiFi dual-mode mobile phones.
16-bit fixed-point DSP (120 MHz/ 480 MIPS)
48 kW of on-chip RAM
Low power dissipation
Two high-speed serial/TDM ports
8-bit host port interface (HPI)
8-channel DMA controller
Two on-board 16-bit timers
JTAG debug/test interface
128 PQFP package (14x20mm)
Ideal DSP for cost-sensitive and portable products
Low power per voice or audio channel
High data bandwidth to off-chip devices
Flexibility to optimize power consumption
Simple interfacing to industry-standard micros
|Company||Logic Devices Inc.|
|Datasheet||Download LSI403US datasheet
150 MHz operation 1.2V 2 high-speed serial/TDM ports (T1/E1 framer, H.100/H.110 bit stream compatible) Low power dissipation (50mW typical at 150 MHz) Sleep power mode consumes <20mW/MHz 48K words on-chip RAM 8-channel DMA controller On-board PLL for clock generation 2 on-board timers 8-bit host processor interface with hardware byte pack/unpack IEEE 1149.1-compliant JTAG port for in-system debug 144 LBGA Package x 7mm) Available or 150 MHz versionsInternal DI 32 Memory Configurable Memory Controller x 16 rdA wrA Data Memory DI 32
16 DEU = Device Emulation Unit HPI = Host Processor Interface ICU = Interrupt Control Unit PIO = Programmable I/O PLL = Phase-Locked Loop XBus = External Bus
OVERVIEW The is an extremely low power 16-bit fixed-point digital signal processor (DSP) based on the LSI Logic ZSP400 DSP core, running less than 250µW per DSP MIPS (MMAC). The device is packaged in an Ultra-sleek 144-pin LBGA package which 7mm in size. LSI403US is designed for consumer handheld applications such as VoWiFi and Audio. The LSI403US is capable of a maximum clock rate of 150 MHz for 600 MIPS peak performance and sustained effective throughput of 300 DSP MIPS (MMACs). The device is also software compatible with all other products in the ZSP architecture, and offers an unrivaled combination of code density, performance and ease of use. MEMORY The internal memory structure of the LSI403US comprises of 16K words of instruction memory, 16K words of data memory, 16K words of configurable memory for instruction or data, 1K words of memory for bootloading and interrupt support and peripherals. DMA The DMA controller of the LSI403US supports zero-overhead instruction or data transfers to or from the entire 48K words of internal RAM to the memory interface unit, host processor interface, or a serial port. The eight DMA channels are segmented between four "indexed" and four "non-indexed" channels. Indexed channels have the ability to buffer data from either of the serial TDM interfaces, and non-indexed channels perform sequential accesses to or from internal memory. All DMA channels feature an auto-reload capability to restart transfers with no processor overhead.
300 MMAC sustained DSP performance at 150 MHz Direct interfacing to standard telecommunications interfaces, reducing system cost Low power per voice or audio channel Suitable for very low power applications High data throughput without processor overhead Flexibility to optimize power consumption High data bandwidth to off-chip devices Simple interfacing to industrystandard micros Low overhead on chip debug Ideal for low-cost VoIP designs
TIMERS The LSI403US has two identical 16-bit on board timers for real-time interrupt generation. Each timer is fully programmable, and has a 6-bit prescaler and interrupt capability. The timers can automatically reload with the initial count so that periodic interrupts can be generated. TDM SERIAL PORTS The LSI403US provides two identical synchronous serial ports that support or 16-bit active or passive transfers, which can be either burst or continuous, with a maximum clock speed of one-half the processor clock. Both serial ports support m- and A-law hardware companding and provide the programmable feature of a TDM (time division multiplex) mode that is compatible with T1/E1 framers or the local serial bus of H.100/H.110 interface devices. The TDM mode can also be used to establish a serial multiprocessor communication link with only three signals.
HOST PROCESSOR INTERFACE (HPI) The Host Processor Interface, or HPI, is an asynchronous 8-bit parallel port that is used to interface with off-chip devices. It is compatible with both Motorola and Intel style memory interfaces, and supports word transfers. The maximum transfer rate for the HPI is one-third of the processor clock frequency. The HPI includes hardware support to pack/unpack bytes to/from 16-bit words, removing the overhead of this task from the ZSP400 core.For more information and sales office locations, please visit the LSI Logic web sites at:
LSI Logic Corporation North American Headquarters Milpitas, CA Tel: 866-574-5741 North America Milpitas, CA Tel: 1-408-490-8000 Fax: 1-408-490-8590 Quebec, Canada Tel: 1-514-426-5011 Fax: 1-514-426-7119 Europe European Headquarters United Kingdom Tel: 44-1344-413200 Fax: 44-1293-651119
Hong Kong Kowloon Tong, Hong Kong Tel: 852-2192-1789 Fax: 852-2511-6939 China Beijing, China Tele: 86-10-626-38296 Fax: 86-10-626-38322 Chengdu, China Tel: 86-28-667-8831 Fax: 86-28-667-8054 Japan Tokyo, Japan Tel: 81-3-5463-7821 Fax: 81-3-5463-7820 Korea Seoul, Korea Tele: 82-2-528-3400 Fax: 82-2-528-2250 Taiwan Taipei, Taiwan Tel: 866-2-2718-7828 Fax:866-2-2718-8869
LSI Logic, the LSI Logic logo design, ZSP and ZOpen are trademarks or registered trademarks of LSI Logic Corporation. All other brand and product names may be trademarks of their respective companies. LSI Logic Corporation reserves the right to make changes to any products and services herein at any time without notice. LSI Logic does not assume any responsibility or liability arising out of the application or use of any product or service described herein, except as expressly agreed to in writing by LSI Logic; nor does the purchase, lease, or use of a product or service from LSI Logic convey a license under any patent rights, copyrights, trademark rights, or any other of the intellectual property rights of LSI Logic or of third parties. Copyright ©2005 by LSI Logic Corporation. All rights reserved. Order No. 0705.LR/CE - Printed in USA
|Some Part number from the same manufacture Logic Devices Inc.|
|LF3324 24Mbit Frame Buffer / FIFO FeaturesLOGIC Devices' LF3324 is the industry's largest Frame Buffer / FIFO. This next generation device incorporates 24Mbit memory with extremely flexible addressing|
|LF3312 12Mbit Frame Buffer / FIFOThe LF3312 is a 12,441,600 bit memory device with extremely flexible addressing capabilities along with seamless cascadability. The device's feature-set makes it ideal for DTV,|
|LF3304 Dual Line Buffer/FIFOThe LF3304 is a dual line buffer/FIFO,designed to operate at HDTV rates.The LF3304 will operate in two distinctmodes: Line Buffer and FIFO.In these modes the two memoriescan|
|LF9501 The LF9501 is a high-speed, 10-bitprogrammable line buffer. Someapplications the LF9501 is useful forinclude sample rate conversion, datatime compression/expansion, softwarecontrolled data alignment,|
|LF9502 The LF9502 is a high-speed, 10-bitprogrammable line buffer. Someapplications the LF9502 is useful forinclude sample rate conversion, datatime compression/expansion, softwarecontrolled data alignment,|
|L8C203 512/1k/2k/4k x 9-bit Asynchronous FIFO|
|L9D125G80BG4 2.5 Gb, DDR - Sdram Integrated Module|
|L8C202JC10 512/1k/2k/4k x 9-bit Asynchronous FIFO|
|L9D112G80BG4 1.2 Gb, DDR - Sdram Integrated Module|
L4C381C-55 : 16-bitCascadable Alu
L53C80 : Controller Scsi Bus Controller
LF2242QC33 : 12/16-bitHalf-Band Interpolating/decimating Digital Filter
LF2246-25 : 11 X 10-bitImage Filter
LF48212QC25 : 12 X 12-bitAlpha Mixer
LF9501 : The LF9501 is a high-speed, 10-bit programmable line buffer. Some applications the LF9501 is useful for include sample rate conversion, data time compression/expansion, software controlled data alignment, and programmable serial data shifting. By using the MODSEL pin, two different modes of
LF9502 : The LF9502 is a high-speed, 10-bit programmable line buffer. Some applications the LF9502 is useful for include sample rate conversion, data time compression/expansion, software controlled data alignment, and programmable serial data shifting. By using the MODSEL pin, two different modes of
LF9501JC20 : The LF9502 is a high-speed, 10-bit programmable line buffer. Some applications the LF9502 is useful for include sample rate conversion, data time compression/expansion, software controlled data alignment, and programmable serial data shifting. By using the MODSEL pin, two different modes of
L8C203PI25 : 512/1k/2k/4k x 9-bit Asynchronous FIFO
5962-9052604MUA : TMS320 Family->TMS320C3X Floating Point DSP. ti SMJ320C30, Digital Signal Processor.
74F350 : 74F350; 4-bit Shifter. Shifts 4 bits of data to places under control of two 3-State outputs for bus organized systems The is a combination logic circuit that shifts a 4-bit word from to 3 places. No clocking is required as with shift registers. The 74F350 can be used to shift any number of bits any number of places up or down by suitable interconnection. Shifting can be: 1. Logical.
ADSP-2101 : 16-bit, 25 Mips, 5v, 2 Serial Ports. SUMMARY 16-Bit Fixed-Point DSP Microprocessors with On-Chip Memory Enhanced Harvard Architecture for Three-Bus Performance: Instruction Bus & Dual Data Buses Independent Computation Units: ALU, Multiplier/ Accumulator, and Shifter Single-Cycle Instruction Execution & Multifunction Instructions On-Chip Program Memory RAM or ROM & Data Memory RAM Integrated.
ATSC/NTSC : Digital TV Front-end Chipset. As the roll out of digital TV accelerates, DTV receiver manufacturers are looking for improved performance, flexibility and cost reductions to meet the demands of the consumer market. Philips' latest reference design meets these stringent requirements, using two new ICs, the second generation TDA8961 VSB demodulator and the TDA8980 integrated ATSC/NTSC.
DSP56F805FV80 : DSP56800. DSP56F805 16-bit Digital Signal Processor. to 40 MIPS at 80MHz core frequency DSP and MCU functionality in a unified, C-efficient architecture Hardware DO and REP loops MCU-friendly instruction set supports both DSP and controller functions: MAC, bit manipulation unit, 14 addressing modes × 16-bit words Program Flash × 16-bit words Program RAM × 16-bit words Data Flash × 16-bit words Data RAM × 16-bit.
HMU16/883 : DSP Block. 16 X 16-Bit CMOS Parallel Multiplier. The is a high speed, low power CMOS x 16-bit parallel multiplier ideal for fast, real time digital signal processing applications. The 16-bit X and Y operands may be independently specified as either two's complement or unsigned magnitude format, thereby, allowing mixed mode multiplication operations. Additional inputs are provided to accommodate format.
SMJ320VC33 : TMS320 Family. Signal Processor (DSP): - 13-ns Instruction Cycle Time - 150 Million Floating-Point Operations Per Second (MFLOPS) - 75 Million Instructions Per Second (MIPS) 32-Bit (1.1-Mbit) On-Chip Words of Dual-Access Static Random-Access Memory (SRAM) Configured × 16K plus × 1K Blocks to improve Internal Performance Generator Very Low Power: @ 150 MFLOPS 32-Bit.
SMQ320C32 : TMS320 Family. Digital Signal Processor. to 125°C; QML Processing High-Performance Floating-Point Digital Signal Processor (DSP) 40-ns Instruction Cycle Time 275 MOPS 50 MFLOPS 25 MIPS 33-ns Instruction Cycle Time 330 MOPS 60 MFLOPS 30 MIPS 32-Bit High-Performance CPU 16-/32-Bit Integer and 32-/40-Bit Floating-Point Operations 32-Bit Instruction Word, 24-Bit Addresses Two × 32-Bit.
TMS320C40-50 : TMS320 Family. Highest Performance Floating-Point Digital Signal Processor (DSP) '320C40-60: 33-ns Instruction Cycle Time, 330 MOPS, 60 MFLOPS, 30 MIPS, 384M Bytes '320C40-50: 40-ns Instruction Cycle Time '320C40-40: 50-ns Instruction Cycle Time Six Communications Ports Six-Channel Direct Memory Access (DMA) Coprocessor Single-Cycle Conversion to and From IEEE-754.
TMS320C6711GFN100 : TMS320 Family. ti TMS320C6711, Floating-point Digital Signal Processor.
TMS320C6712 : 320 Family. Floating-point Digital Signal Processor. Processors (DSPs): TMS320C6712C) Eight 32-Bit Instructions/Cycle 100-, 150-MHz Clock Rates 10-, 6.7-ns Instruction Cycle Times 600, 900 MFLOPS VelociTI Advanced Very Long Instruction Word (VLIW) C67x DSP Core Eight Highly Independent Functional Units: Four ALUs (Floating- and Fixed-Point) Two ALUs (Fixed-Point) Two Multipliers (Floating- and Fixed-Point).
TMS320VC5410AGGU12 : TMS320 Family. ti TMS320VC5410A, Digital Signal Processor. PRODUCTION DATA information is current as of publication date. Products conform to s per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters. IMPORTANT NOTICE Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements,.
TMS320VC5510-160 : TMS320 Family. PRODUCTION DATA information is current as of publication date. Products conform to s per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters. IMPORTANT NOTICE Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements,.
TMS320DM6467 : Digital Media System-on-Chip The TMS320DM6467 (also referenced as DM6467) leverages TI’s DaVinci?? technology to meet the networked media encode and decode application processing needs of next-generation embedded devices. The DM6467 enables OEMs and ODMs to quickly bring to market devices featuring robust operating systems support, rich user interfaces,.
TMS320C6746 : Fixed/Floating Point Digital Signal Processor The device is a Low-power applications processor based on a C674x DSP core. It provides significantly lower power than other members of the TMS320C6000™ platform of DSPs. The device enables OEMs and ODMs to quickly bring to market devices featuring robust operating systems support, rich user interfaces,.
MSC8152SVT1000B : Dual-Core Digital Signal Processor â€¢Two StarCore SC3850 DSP subsystems, each with an SC3850 DSP core, 32 Kbyte L1 instruction cache, 32 Kbyte L1 data cache unified 512 Kbyte L2 cache configurable as M2 memory in 64 Kbyte increments, memory management unit (MMU), extended programmable interrupt controller (EPIC), two general-purpose 32-bit timers,.
MSC8158 : Broadband Wireless Access DSP The MSC8158 device is a member of the fourth generation of Freescale high-end multicore DSP devices that target the communications infrastructure. It builds upon the proven success of the previous multicore DSPs and is designed to support mainly the UMTS and TD-SCDMA wireless markets. The MSC8158 is pin compatible with.