|Category||Interface and Interconnect => SCSI|
|Company||LSI Logic Corporation|
|Datasheet||Download LSI53C1010 datasheet
|LSI53C1010 ULTRA160 SCSI CONTROLLER
Provides complete end-to-end protection of the SCSI I/O with Cyclic Redundancy Check (CRC) and Asynchronous Information Protection (AIP) Provides robust performance with SureLINKTM domain validation
PCI-DUAL CHANNEL ULTRA160 SCSI CONTROLLER OVERVIEW
The LSI53C1010 is a highly integrated PCI-Dual Channel Ultra160 SCSI Controller. The LSI53C1010 is 100 percent compatible with the Ultra160 SCSI initiative and provides additional features that ensure robust Ultra160 system operation. The LSI53C1010 provides a seamless migration path from the LSI53C896 PCI-Dual Channel Ultra2 SCSI Controller with pin compatibility.
Migrates easily from Ultra2 SCSI Suppor ts all major operating systems Protects SCSI investments Paves the way to Ultra320 SCSI
H o Br st id PC ge I
64-bit, 33/66 MHz Primary PCI Bus
(Up to 1 MB)
Ultra160 SCSI Bus
Figure 1. SCSI on the motherboard
Servers Internet/Intranet network, video, e-mail, printing, database management, and financial applications Workstations CAD/CAM, industrial simulation, etc. Host attach for RAID and JBOD mass storage subsystems Anywhere data access is the bottleneck
LSI53C1010 Ultra160 SCSI Controller
Pin compatible with LSI53C896 controller Design board to accommodate either device in the same socket Op code (software) compatible No external memory required 64-bit, 33/66 MHz PCI interface Theoretical 528 MBps (on 66 MHz part) zero wait state transfer rate 64-bit addressing supported through Dual Address Cycle (DAC) Compliant with PCI 2.2, PCI Power Management 1.1 and PC99 Suppor ts Ultra160 SCSI Double transition clocking for 160 MBps throughput on each channel CRC Domain validation AIP Covers all non-data, including command, status and messages High-per formance PCI multifunction device Presents one electrical load to PCI bus Two independent wide Ultra160 SCSI channels SCSI Interrupt Steering Logic (SISL) alternate interrupt routing for RAID applications 2
ULTRA160 SCSI FEATURES
Double transition clocking enables throughput of up to 160 MBps on each channel for a total of 320 MBps, without increasing the interface clock rate. Cyclic Redundancy Check (CRC) improves the reliability of SCSI data transmission through enhanced detection of communication errors. CRC provides extra data protection for marginal cable plants and external devices. CRC is the best way to ensure data protection during hot plugging. It uses the same proven CRC algorithm used by FDDI, Ethernet, and Fibre Channel, and detects all single bit errors, all double bit errors, all odd number of errors, and all burst errors up to 32 bits long. To provide complete end-to-end protection of the SCSI I/O, AIP protects all non-data phases, augmenting the CRC feature of Ultra160. SureLINK domain validation technology detects the configuration of the SCSI bus and automatically tests and adjusts the SCSI transfer rate to optimize interoperability. The LSI53C1010 exceeds Ultra160 by providing not only Basic (Level 1) and Enhanced (Level 2) domain validation, but adds Margined (Level 3) domain validation. This enhancement margins LVD drive strength and clock signal timing characteristics to identify marginal Ultra160 systems.
|Some Part number from the same manufacture LSI Logic Corporation|
|LSI53C1010-33 Pci to Dual Channel Ultra160 Scsi Multifunction Controller Technical Manual V3.2 2/01|
|LSI53C1010-66 Pci to Dual Channel Ultra160 Scsi Multifunction Controller Technical Manual V2.1 2/01|
|LSI53C1020 Pci-x to Ultra320 Scsi Controller Technical Manual V2.1 6/03|
|LSI53C1030 Pci-x to Dual Channel Ultra320 Scsi Multifunction Controller Technical Manual V2.1 6/03|
|LSI53C120 Ultra Scsi Bus Expander Technical Manual V1.0 8/01|
|LSI53C140 Ultra2 Scsi Bus Expander Technical Manual V2.1 9/01|
|LSI53C141 Scsi Bus Expander Technical Manual V2.1 11/00|
|LSI53C1510 I2O-Ready Pci Raid Ultra2 Scsi Controller Technical Manual V2.2 4/01|
|LSI53C180 Ultra160 Scsi Bus Expander Technical Manual V1.3 6/01|
|LSI53C320 Ultra320 Scsi Bus Expander Technical Manual V2.1 5/03|
|LSI53C770 Ultra Scsi I/o Processor Technical Manual V2.1 3/01|
|LSI53C810A Pci to Scsi I/o Processor Technical Manual V2.1 3/01|
|LSI53C825A Pci to Ultra Scsi I/o Processor Technical Manual V3.1 1/01|
|LSI53C860 Pci to Ultra Scsi I/o Processor Technical Manual V2.1 4/01|
|LSI53C875 Pci to Ultra Scsi I/o Processor Technical Manual V4.2 4/03|
|LSI53C875A Pci to Ultra Scsi Controller Technical Manual V2.0 12/00|
|LSI53C875E Pci to Ultra Scsi I/o Processor Technical Manual V4.2 4/03|
|LSI53C876 Pci to Dual Channel Scsi Multifunction Controller Technical Manual V2.1 3/01|
DQ80C03 : Autoduplex CMOS Ethernet Data Link Controller Manual 9/96
LSI53C875A : SCSI integrated circuits Pci to Ultra Scsi Controller Technical Manual V2.0 12/00
LSI53C876E : SCSI integrated circuits Pci to Dual Channel Scsi Multifunction Controller Technical Manual V2.1 3/01
ULTRA160 : SCSI driver development Scsi to Pci Host Adapters User's Guide V1.1 10/01
ADM1022 : Remote Dual Channel Temperature Sensor, Fan Control And Power Good Detection With Serial Interface.
AS91L1002 : Jtag Test Sequencerthe AS91L1002 Provides a Solution to Perform Boundary Scan Tests And IEEE1149.1 Jtag Tests on a PCB Board at Reset Time Without Any Third Party Test Hardware or a Microprocessor.once Enabled, The AS91L1002 Executes Jtag And Boundary Scan Tests Stored in a Flash Memory. The Results of The Tests Are Compared With The Expected Results.
CLC007 : Serial Digital Interface. CLC007 - Serial Digital Cable Driver With Dual Complementary Outputs, Package: Soic Narrow, Pin Nb=8.
CY74FCT163500 : 18-bit Registered Transceiver. Data sheet acquired from Cypress Semiconductor Corporation. Data sheet modified to remove devices not offered. The an 18-bit universal bus transceiver that can be operated in transparent, latched, or clock modes by combining D-type latches and D-type flip-flops. Data flow in each direction is controlled by output-enable (OEAB and OEBA), latch enable.
IDT74FCT22245ATD : Fast CMOS Octal Bidirectional Transceivers. Common : Low input and output leakage 1µA (max.) CMOS power levels True TTL input and output compatibility VOH = 3.3V (typ.) VOL = 0.3V (typ.) Meets or exceeds JEDEC standard 18 s Product available in Radiation Tolerant and Radiation Enhanced versions Military product compliant to MIL-STD-883, Class B and DESC listed (dual marked) Available.
LB11996H : Three-phase Brushless Motor Driver For Cd-rom Spindle Drive. Three-Phase Brushless Motor Driver for CD-ROM Spindle Motor Driver Current linear drive Control V type amplifier Separate power supply for output upper side bias circuit allows low output saturation by boosting this power supply only (useful for 5V power supply types). Upper side current detection technique loses loss voltage of current detection resistor.
LB1651 : Dual Bidirectional Motor Driver. The is a dual bidirectional motor driver that is designed to drive motors directly by TTL outputs. It provides the functions of bidirectional motor drive, brake that are determined by two inputs and the inhibit function that brings the output to a high impedance state. Applications . Multi DC motor driver. Bidirectional motor driver. Bipolar stepping.
M66271FP : Operation Panel Controllers.
MAX9392 : MAX9392, MAX9393 Anything-to-lvds Dual 2 X 2 Crosspoint Switches. The MAX9392/MAX9393 dual x 2 crosspoint switches perform high-speed, low-power, and low-noise signal distribution. The MAX9392/MAX9393 multiplex one of two differential input pairs to either or both low-voltage differential signaling (LVDS) outputs for each channel. Independent enable inputs turn on or turn off each differential output pair. Four LVCMOS/LVTTL.
RM3283 : Dual Arinc 429 Line Receiver. Two separate analog receiver channels Converts ARINC 429 levels to serial data Built-in TTL compatible complete channel test inputs TTL and CMOS compatible outputs Low power dissipation Internal bandgap Short circuit protected Available in 20-Lead ceramic DIP Input level shifting thin film resistors and bipolar technology allow ARINC input voltage transients.
SN55ALS194J : ti SN55ALS194, Quadruple Differential Line Driver. Meet or Exceed the Requirements of ANSI Standard EIA/TIA-422-B and ITU Recommendation V.11 Designed to Operate to 20 Mbaud 3-State TTL - Compatible Outputs Single 5-V Supply Operation High Output Impedance in Power-Off Condition Two Pairs of Drivers, Independently Enabled Designed as Improved Replacements for the MC3487 These four differential line.
SN65ALS176D : ti SN65ALS176, Differential Bus Transceiver. Meet or Exceed the Requirements TIA/EIA-422-B, TIA/EIA-485-A and ITU Recommendations V.11 and X.27 Operate at Data Rates to 35 Mbaud Four Skew Limits Available: 5 ns Designed for Multipoint Transmission on Long Bus Lines in Noisy Environments Low Supply-Current Requirements. 30 mA Max Wide Positive and Negative Input/Output Bus-Voltage Ranges Thermal.
SN65HVD23D : ti SN65HVD23, Extended Common-mode RS-485 Transceiver. The transceivers in the HVD2x family offer performance far exceeding typical RS-485 devices. In addition to meeting all requirements of the TIA/EIA-485-A standard, the HVD2x family operates over an extended range of common-mode voltage, and has such as high ESD protection, wide receiver hysteresis, and failsafe operation. This family of devices is ideally.
SN75LBC088FN : Standard Line Circuits. ti SN75LBC088, Aui Concentrator. Meets or Exceeds the Standards Set by ISO 8802.3:1990 and ANSI/IEEE 802.3-1990 Receiver Squelch Circuit Integrity Improved With Noise Filter Differential (Twisted-Pair) I/O Driver and Receiver 84-Pin, Plastic Leaded Chip Carrier (PLCC) Package Control Logic Function for Local and Global Modes Low Port-to-Port Data Propagation Delay Drives Twisted-Pair.
SP207H : Transceivers. No. Of TX = 5 ;; No. Of RX = 3 ;; Data Rate (kbps) = 230 ;; Supply Voltage (V) = 5 ;; Typ. Icc Current (mA) = 3 ;; Int. Chrg. Pump = • ;; No. Of Ext. Caps = 4 ;; Nom Cap. Value (µF) = 0.10 ;; = ;; = ;; = ;; = › Charge Pump Caps CAN Range From .1 to 10 µF ;; Package = 24-Pin Pdip 24-Pin Soic 24-Pin Ssop.
UCC5629 : Multimode Scsi 14 Line Terminator. Auto Selection Single Ended (SE) or Low Voltage Differential (LVD) Termination Meets SCSI-2, SCSI-3, SPI, Ultra Ultra2 (SPI-2 LVD) and Ultra3 Standards to 5.25V Operation Differential Failsafe Bias Thermal packaging for low junction temperature and better MTBF. Reversed Polarity Disconnect The UCC5629 Multimode SCSI Terminator provides a smooth transition.
DS15EA101 : The DS15EA101 is an adaptive equalizer optimized for equalizing data transmitted over copper cables. The DS15EA101 operates over a wide range of data rates from 150 Mbps to 1.5+ Gbps and automatically adapts to equalize any cable length from zero meters to lengths that attenuate the signal by 35 dB at 750 MHz. The DS15EA101 allows either single-ended.
ISL3332 : 3.3V, ±15kV ESD Protected, Two Port, Dual Protocol (RS-232/RS-485) Transceivers The ISL333, ISL3333 are two port interface ICs where each port can be independently configured as a single RS-485/422 transceiver, or as a dual (2 Tx, 2 Rx) RS-232 transceiver. With both ports set to the same mode, two RS- 485/RS-422 transceivers, or four RS-232 transceivers.
ADN4693E : 3.3 V, 100 Mbps, Half-Duplex, High Speed M-LVDS Transceiver With Type 2 Receiver The ADN4691E/ADN4693E/ADN4696E/ADN4697E are multipoint, low voltage differential signaling (M-LVDS) transceivers (driver and receiver pairs) that can operate at up to 200 Mbps (100 MHz). The receivers detect the bus state with a differential input of as little as 50 mV over.