Digchip : Database on electronics components
 
Member, Distributor  
Log In
Email:
Password:


Part: SY10E404

Category:
 Logic
   -> Gates
             -> Bipolar->ECL 100 Family

Description: Quad Differential And/nand

Company: Micrel Semiconductor

Datasheet: Download SY10E404 datasheet     File size : 79 kB

Request For quote: Find where to buy SY10E404



Datasheet text preview:
QUAD DIFFERENTIAL AND/NAND
SY10E404 SY100E404 FINAL
FEATURES
s Differential D and Q s Extended 100E VEE range of ­4.2V to ­5.5V s s s s s 700ps max. propagation delay High frequency outputs Internal 75K input pull-down resistors Fully compatible with Motorola 10E/100E404 Available in 28-pin PLCC package
DESCRIPTION
The SY10/100E404 are 4-bit differential AND/NAND devices. The differential operation of these devices make them ideal for pulse shaping applications where duty cycle s k e w is critical. Special design techniques were incorporated to minimize the skew between the upper and lower level gate inputs. B e c a u s e a negative 2-input NAND function is equivalent to a 2-input OR function, the differential inputs and outputs of the devices also allow for their use as fully differential 2-input OR/NOR functions. The output RISE/FALL times of these devices are significantly faster than most other standard ECLinPS devices, resulting in an increased bandwidth. The differential inputs have clamp structures which will force the Q output of a gate in an open input condition to go to a LOW state. Thus, inputs of unused gates can be left open and will not affect the operation of the rest of the device.
BLOCK DIAGRAM
D0a D0a D0b D0b D1a D1a D1b D1b D2a D2a D2b D2b D3a D3a D3b D3b Q0
PIN CONFIGURATION
D3b VCCO Q3
D3a D3b
D3a
Q0
25 24 23 22 21 20 19
Q1 Q1
D2b D2b D2a VEE D2a D1b D1b
Q3
26 27 28 1 2 3 4 5 6 7 8 9 10 11
18 17
TOP VIEW PLCC J28-1
16 15 14 13 12
Q2 Q2 VCC Q1 Q1 Q0 Q0
Q2 Q2
D1a D1a
D0a D0a
Q3 Q3
PIN NAMES
Pin D[0:4], D[0:4] Q[0:4], Q[0:4] VCCO Function Differential Data Inputs Differential Data Outputs VCC to Output
VCCO
Rev.: D
D0b D0b
Amendment: /1
1
Issue Date: February, 1998
Micrel
SY10E404 SY100E404
TRUTH TABLE
Da L L H H Db L H L H Q L L L H Da L L H H Db L H L H Q L H H H
DC ELECTRICAL CHARACTERISTICS
VEE = VEE (Min.) to VEE (Max.); VCC = VCCO = GND
TA = 0°C Symbol I IH I EE Parameter Input HIGH Current Power Supply Current 10E 100E VPP (DC) VCMR Input Sensitivity Common Mode Range -- -- 50 ­1.5 106 106 -- -- 127 127 -- 0 -- -- 50 ­1.5 106 106 -- -- 127 127 -- 0 -- -- 50 ­1.5 106 122 -- -- 127 146 -- 0 mV V 1 2 Min. -- Typ. -- Max. 150 Min. -- TA = +25°C Typ. -- Max. 150 TA = +85°C Min. -- Typ. -- Max. 150 Unit µA mA Condition -- --
NOTES: 1. Differential input voltage required to obtain a full ECL swing on the outputs. 2. VCMR is referenced to the most positive side of the differential input signal. Normal operation is obtained when the input signals are within the VCMR range and the input swing is greater than VPP (min.) and <1V.
AC ELECTRICAL CHARACTERISTICS
VEE = VEE (Min.) to VEE (Max.); VCC = VCCO = GND
TA = 0°C Symbol tPLH tPHL Parameter Propagation Delay to Output Da (Diff) Da (SE) Db (Diff) Db (SE) Within-Device Skew Minimum Input Swing Rise/Fall Time 20­80% Min. 350 300 375 325 -- 150 150 Typ. 475 475 500 500 50 -- -- Max. 650 700 675 725 -- -- 400 Min. 350 300 375 325 -- 150 150 TA = +25°C Typ. 475 475 500 500 50 -- -- Max. 650 700 675 725 -- -- 400 TA = +85°C Min. 350 300 375 325 -- 150 150 Typ. 475 475 500 500 50 -- -- Max. 650 700 675 725 -- -- 400 ps mV ps 1 2 -- Unit ps Condition --
t skew VPP(AC) tr tf
NOTES: 1. Within-device skew is defined as identical transitions on similar paths through a device. 2. Minimum input swing for which AC parameters are guaranteed.
PRODUCT ORDERING CODE
Ordering Code SY10E404JC SY10E404JCTR SY100E404JC SY100E404JCTR Package Type J28-1 J28-1 J28-1 J28-1 Operating Range Commercial Commercial Commercial Commercial
2
Micrel
SY10E404 SY100E404
28 LEAD PLCC (J28-1)
Rev. 03
3


Others parts begin by sy
SY-1   SY-2   SY-3   SY-4   SY-5   SY-6   SY-7   SY-8   SY-9   SY-10   SY-11