|
|
Part: 24AA32A
Category:
Memory
-> ROM
-> EEPROM
-> Serial
-> I2C->16K to 32K
Description: The 24AA32A is a 4K X 8 (32K Bit) Serial Electrically Erasable Prom Memory With an I2C™ Compatible 2-wire Serial Interface Bus
Company: Microchip Technology, Inc.
Datasheet: Download 24AA32A datasheet File size : 366 kB
Request For quote: Find where to buy 24AA32A
Datasheet text preview:
24AA32A/24LC32A
32K I2CTM Serial EEPROM
Device Selection Table
Part Number 24AA32A 24LC32A Note 1: VCC Range 1 .8-5.5 2 .5-5.5 Max Clock Frequency 400 kHz(1) 400 kHz Temp Ranges I I, E
Description
The Microchip Technology Inc. 24AA32A/24LC32A (24XX32A*) is a 32 Kbit Electrically Erasable PROM. The device is organized as four blocks of 8K x 8-bit memory with a 2-wire serial interface. Low-voltage design permits operation down to 1.8V, with standby and active currents of only 1 µA and 1 mA, respectively. It has been developed for advanced, low-power applications such as personal communications or data acquisition. The 24XX32A also has a page write capability for up to 32 bytes of data. Functional address lines allow up to eight devices on the same bus, for up to 256 Kbits address space. The 24XX32A is available in the standard 8-pin PDIP, surface mount SOIC, TSSOP and MSOP packages.
100 kHz for VCC <2.5V
Features
· Single supply with operation down to 1.8V · Low-power CMOS technology - 1 mA active current typical - 1 µA standby current (max.) (I-temp) · Organized as 4 blocks of 8K bits (32K bit) · 2-wire serial interface bus, I2CTM compatible · Cascadable for up to eight devices · Schmitt Trigger inputs for noise suppression · Output slope control to eliminate ground bounce · 100 kHz ( 4,000V · 1,000,000 erase/write cycles · Data retention > 200 years · 8-lead PDIP, SOIC, TSSOP and MSOP packages · Standard and Pb-free finishes available · Available temperature ranges: - Industrial (I): -40°C to +85°C - Automotive (E): -40°C to +125°C
Package Types
PDIP/SOIC/TSSOP/MSOP A0 1 A1 2 A2 3 Vss 4 8 Vcc 7 WP ROTATED TSSOP (24AA32AX/24LC32AX) 1 2 3 4 8 7 6 5 SCL SDA Vss A2 24XX32X
WP Vcc 6 SCL A0 5 SDA A1
Block Diagram
A0 A1 A2 WP
24XX32
HV GENERATOR
I/O CONTROL LOGIC
I/O SDA Vcc VSS
MEMORY CONTROL LOGIC
XDEC
EEPROM ARRAY
PAGE LATCHES
SCL
YDEC
SENSE AMP R/W CONTROL
*24XX32A is used in this document as a generic part number for the 24AA32A/24LC32A devices.
2003 Microchip Technology Inc.
DS21713C-page 1
24AA32A/24LC32A
1.0 ELECTRICAL CHARACTERISTICS
Absolute Maximum Ratings ()
VCC ........... 6.5V All inputs and outputs w.r.t. VSS ......... -0.3V to VCC +1.0V Storage temperature ............. -65°C to +150°C Ambient temperature with power applied ...... -65°C to +125°C ESD protection on all pins ............ 4 kV NOTICE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operational listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.
1.1
DC Characteristics
VCC = +1.8V to +5.5V Industrial (I): TAMB = -40°C to +85°C Automotive (E): TAMB = -40°C to +125°C M in
--
DC CHARACTERISTICS Param. Symbol No. D1 D2 D3 D4 D5 D6 D7 D8 D9 D10 D11 VIH -- VIL VHYS VOL ILI ILO CIN, COUT ICC read ICCS Standby current
Characteristic WP, SCL and SDA pins High-level input voltage Low-level input voltage Hysteresis of Schmitt Trigger inputs Low-level output voltage Input leakage current Output leakage current Pin capacitance (all inputs/outputs)
Typ -- -- -- -- -- -- -- -- 0.1 0 .05 0.01 --
M ax -- -- 0.3 VCC -- 0.40 ±10 ±10 10 3 1 1 5
Units -- V V V V µA µA pF mA mA µA µA -- -- --
Conditions
0.7 VCC -- 0.05 VCC -- -- -- -- -- -- -- --
(Note 1) IOL = 3.0 mA, VCC = 2.5V VIN =.1V to VCC VOUT =.1V to VCC VCC = 5.0V (Note 1) TAMB = 25°C, FCLK = 1 MHz VCC = 5.5V, SCL = 400 kHz -- Industrial Automotive SDA = SCL = VCC WP = VSS
ICC write Operating current
Note 1: 2:
This parameter is periodically sampled and not 100% tested. Typical measurements taken at room temperature.
DS21713C-page 2
2003 Microchip Technology Inc.
24AA32A/24LC32A
1.2
AC Characteristics
VCC = +1.8V to +5.5V Industrial (I): TAMB = -40°C to +85°C Automotive (E): TAMB = -40°C to +125°C Characteristic Clock frequency Clock high time Clock low time SDA and SCL rise time (Note 1) SDA and SCL fall time Min -- -- 600 4000 1300 4700 -- -- -- 600 4000 600 4700 0 100 250 600 4000 -- -- 1300 4700 Max 400 100 -- -- -- -- 300 1000 300 -- -- -- -- -- -- -- -- -- 900 3500 -- -- 250 250 50 5 -- Units kHz ns ns ns ns ns ns ns ns ns ns ns Conditions 2.5V VCC 5.5V 1.8V VCC < 2.5V (24AA32A) 2.5V VCC 5.5V 1.8V VCC < 2.5V (24AA32A) 2.5V VCC 5.5V 1.8V VCC < 2.5V (24AA32A) 2.5V VCC 5.5V 1.8V VCC < 2.5V (24AA32A) (Note 1) 2.5V VCC 5.5V 1.8V VCC < 2.5V (24AA32A) 2.5V VCC 5.5V 1.8V VCC < 2.5V (24AA32A) (Note 2) 2.5V VCC 5.5V 1.8V VCC < 2.5V (24AA32A) 2.5V VCC 5.5V 1.8V VCC < 2.5V (24AA32A) 2.5V VCC 5.5V 1.8V VCC < 2.5V (24AA32A) 2.5V VCC 5.5V 1.8V VCC < 2.5V (24AA32A) 2.5V VCC 5.5V 1.8V VCC < 2.5V (24AA32A) (Notes 1 and 3) --
AC CHARACTERISTICS Param. Symbol No. 1 2 3 4 5 6 7 8 9 10 11 12 FCLK
THIGH
TLOW TR TF
THD:STA START condition hold time TSU:STA START condition setup time
THD:DAT Data input hold time TSU:DAT Data input setup time TSU:STO STOP condition setup time TAA TBUF Output valid from clock (Note 2) Bus free time: Time the bus must be free before a new transmission can start
13 14 15 16 Note 1: 2:
TOF TSP TWC --
Output fall time from VIH min- 20+0.1CB -- imum to VIL maximum Input filter spike suppression (SDA and SCL pins) Write cycle time (byte or page) E ndurance -- -- 1M
ns ns ms
cycles 25°C, (Note 4)
3: 4:
Not 100% tested. CB = total capacitance of one bus line in pF. As a transmitter, the device must provide an internal minimum delay time to bridge the undefined region (minimum 300 ns) of the falling edge of SCL to avoid unintended generation of START or STOP conditions. The combined TSP and VHYS specifications are due to new Schmitt Trigger inputs which provide improved noise spike suppression. This eliminates the need for a TI specification for standard operation. This parameter is not tested but ensured by characterization. For endurance estimates in a specific application, please consult the Total EnduranceTM Model which can be obtained on Microchip's web site: www.microchip.com.
2003 Microchip Technology Inc.
DS21713C-page 3
24AA32A/24LC32A
FIGURE 1-1: BUS TIMING DATA
5 3 SCL 7 SDA IN 6 14 11 SDA OUT 12 8 9 10 2 4
FIGURE 1-2:
BUS TIMING START/STOP
D4
SCL 7 SDA 6 10
START
STOP
DS21713C-page 4
2003 Microchip Technology Inc.
24AA32A/24LC32A
2.0 FUNCTIONAL DESCRIPTION
3.4 Data Valid (D)
The 24XX32A supports a bidirectional, 2-wire bus and data transmission protocol. A device that sends data onto the bus is defined as transmitter, while a device receiving data is defined as a receiver. The bus has to be controlled by a master device which generates the serial clock (SCL), controls the bus access and generates the START and STOP conditions, while the 24XX32A works as slave. Both master and slave can operate as transmitter or receiver, but the master device determines which mode is activated. The state of the data line represents valid data when, after a START condition, the data line is stable for the duration of the high period of the clock signal. The data on the line must be changed during the low period of the clock signal. There is one clock pulse per bit of data. Each data transfer is initiated with a START condition and terminated with a STOP condition. The number of data bytes transferred between START and STOP conditions is determined by the master device and is, theoretically unlimited, (although only the last thirty two bytes will be stored when doing a write operation). When an overwrite does occur it will replace data in a first-in first-out (FIFO) fashion.
3.0
BUS CHARACTERISTICS
The following bus protocol has been defined: · Data transfer may be initiated only when the bus is not busy. · During data transfer, the data line must remain stable whenever the clock line is high. Changes in the data line while the clock line is high will be interpreted as a START or STOP condition. Accordingly, the following bus conditions have been defined (Figure 3-1).
3.5
Acknowledge
Each receiving device, when addressed, is obliged to generate an acknowledge after the reception of each byte. The master device must generate an extra clock pulse which is associated with this Acknowledge bit. Note: The 24XX32A does not generate any Acknowledge bits if an internal programming cycle is in progress.
3.1
Bus not Busy (A)
Both data and clock lines remain high.
3.2
Start Data Transfer (B)
A high-to-low transition of the SDA line while the clock (SCL) is high determines a START condition. All commands must be preceded by a START condition.
3.3
Stop Data Transfer (C)
A low-to-high transition of the SDA line while the clock (SCL) is high determines a STOP condition. All operations must be ended with a STOP condition.
The device that acknowledges, has to pull down the SDA line during the acknowledge clock pulse in such a way that the SDA line is stable low during the high period of the acknowledge related clock pulse. Of course, setup and hold times must be taken into account. During reads, a master must signal an end of data to the slave by not generating an Acknowledge bit on the last byte that has been clocked out of the slave. In this case, the slave (24XX32A) will leave the data line high to enable the master to generate the STOP condition.
FIGURE 3-1:
(A) SCL
DATA TRANSFER SEQUENCE ON THE SERIAL BUS
(B) (D) (D) (C) (A)
SDA
START CONDITION
ADDRESS OR DATA ACKNOWLEDGE ALLOWED VALID TO CHANGE
STOP CONDITION
2003 Microchip Technology Inc.
DS21713C-page 5
Others parts begin by 24
24-1 24-2 24-3 24-4 24-5 24-6
|
|
|
