|Description||262144-bit (32768-word BY 8-bit) CMOS Static RAM|
|Company||Mitsubishi Electronics America, Inc.|
|Datasheet||Download M5M5256D-45LL-I datasheet
The is 262,144-bit CMOS static RAMs organized by 8-bits which is fabricated using high-performance 3 polysilicon CMOS technology. The use of resistive load NMOS cells and CMOS periphery results in a high density and low power static RAM. Stand-by current is small enough for battery back-up application. It is ideal for the memory systems which require simple interface. Especially the M5M5256DVP,RV are packaged a 28-pin thin small outline package.Two types of devices are available, M5M5256DVP(normal lead bend type package), M5M5256DRV(reverse lead bend type package). Using both types of devices, it becomes very easy to design a printed circuit board.FEATURE
Type Access Power supply current time Active Stand-by (max) 70ns 55mA
Single +5V power supplyNo clocks, no refreshData-Hold on +2.0V power supplyDirectly TTL compatible : all inputs and outputsThree-state outputs : OR-tie capability/OE prevents data contention in the I/O busCommon Data I/OBattery backup capabilityLow stand-by current0.05µA(typ.)APPLICATION
The operation mode of the M5M5256DP,KP,FP,VP,RV is determined by a combination of the device control inputs /S, /W and /OE. Each mode is summarized in the function table. A write cycle is executed whenever the low level /W overlaps with the low level /S. The address must be set up before the write cycle and must be stable during the entire cycle. The data is latched into a cell on the trailing edge of /W, /S, whichever occurs first, requiring the set-up and hold time relative to these edge to be maintained. The output enable /OE directly controls the output stage. Setting the /OE at a high level,the output stage in a high-impedance state, and the data bus contention problem in the write cycle is eliminated. A read cycle is executed by setting at a high level and /OE at a low level while /S are in an active state. When setting at a high level, the chip in a non-selectable mode in which both reading and writing are disabled. In this mode, the output stage in a high-impedance state, allowing OR-tie with other chips and memory expansion by /S. The power supply current is reduced as low as the stand-by current which is specified or Icc4, and the memory data can be held at +2V power supply, enabling battery back-up operation during power failure or power-down operation in the non-selected mode.
/S /W /OE Mode Non selection Write Read DQ High-impedance DIN DOUT High-impedance Icc Stand-by Active25 26 ADDRESS INPUT BUFFER ROW DECODER WORD SENSE ANPLIFIER OUTPUT BUFFER X 8BIT
11 A9 WRITE CONTROL INPUT /W CHIP SELECT INPUT /S
8 DATA INPUT BUFFER COLUMN DECODER ADDRESS INPUT BUFFER
Symbol Parameter Supply voltage Vcc VO Pd Topr Tstg Input voltage Output voltage Power dissipation Operating temperature Storage temperature Conditions With respect to GND Ta=25°C Ratings -0.3*~7.0 -0.3*~Vcc+0.3
Symbol VIH VIL VOH1 VOH2 VOL II IO Parameter High-level input voltage Low-level input voltage High-level output voltage 1 High-level output voltage 2 Low-level output voltage Input current Output current in off-state Active supply current
IOL=2mA VI=0~Vcc /S=VIH or /OE=VIH, 45ns /S0.2V, Other >Vcc-0.2V 55ns Output-open Min. cycle 70ns /S=VIL, other inputs=VIH or VIL Output-open Min. cycle /SVcc-0.2V, other inputs=0~Vcc /S=VIH,other 55ns 70ns -LL -XL
Note 0: Direction for current flowing into IC is positive (no mark). 1: Typical value is one 25°C. 2: CI, CO are periodically sampled and are not 100% tested.
|Related products with the same datasheet|
|Some Part number from the same manufacture Mitsubishi Electronics America, Inc.|
|M5M5256D-45XL 262144-bit (32768-word BY 8-bit)cmos SRAM|
|M5M5256D-45XL-I 262144-bit (32768-word BY 8-bit) CMOS Static RAM|
|M5M5256D-55LL 262144-bit (32768-word BY 8-bit)cmos SRAM|
|M5M5256D-55LL-I 262144-bit (32768-word BY 8-bit) CMOS Static RAM|
|M5M5256D-55XL 262144-bit (32768-word BY 8-bit)cmos SRAM|
|M5M5256D-55XL- 262144-bit (32768-word BY 8-bit) CMOS Static RAM|
|M5M5256D-70LL 262144-bit (32768-word BY 8-bit)cmos SRAM|
|M5M5256D-70LL-I 262144-bit (32768-word BY 8-bit) CMOS Static RAM|
|M5M5256D-70VLL 262144-bit (32768-word BY 8-bit)cmos SRAM|
|M5M5256D-70VLL-I 262144-bit (32768-word BY 8-bit) CMOS Static RAM|
|M5M5256D-70VXL 262144-bit (32768-word BY 8-bit)cmos SRAM|
|M5M5256D-70VXL-I 262144-bit (32768-word BY 8-bit) CMOS Static RAM|
|M5M5256D-70XL 262144-bit (32768-word BY 8-bit)cmos SRAM|
|M5M5256D-85VLL-I 262144-bit (32768-word BY 8-bit) CMOS Static RAM|
|M5M5256D-85VXL 262144-bit (32768-word BY 8-bit)cmos SRAM|
|M5M5256D-85VXL-I 262144-bit (32768-word BY 8-bit) CMOS Static RAM|
|M5M5256DFP Lsis: 262144-bit (32768-word BY 8-bit) CMOS Static RAM|
|M5M5256DFP-55LL 262144-bit (32768-word BY 8-bit) CMOS Static RAM|
M37273MF : CISC Single-chip 8-bit CMOS Microcomputer With Closed Caption Decoder And On-screen Display Controller
M38002S5-XXXSS : 8-bit Single-chip Microcomputer
M38005S2-XXXSS : 8-bit Single-chip Microcomputer
M38026M1-XXXSS : RAM Size: 896bytes; Single-chip 8-bit CMOS Microcomputer
M38062E7-XXXFP : RAM Size: 384bytes; Single-chip 8-bit CMOS Microcomputer
M38225MAMXXXGP : RAM Size: 768 Bytes; Single-chip 8-bit CMOS Microcomputer
M38226M9DXXXFS : RAM Size: 896 Bytes; Single-chip 8-bit CMOS Microcomputer
M38860M5A-XXXFS : RAM Size: 192bytes Single Chip 8-bit CMOS Microcomputer
M5M44265CTP-6 : Edo ( Hyper Page Mode ) 4194304-bit ( 262144-word BY 16-bit ) Dynamic RAM
M5M465800BTP-5S : Fast Page Mode 67108864-bit ( 16777216-word BY 4-bit ) Dynamic RAM
M38194E7-XXXFS : Single-chip 8-bit CMOS Microcomputer
28F128J3 : Intel Strataflash Memory28F128J3, 28F640J3, 28F320J3. Performance 110/115/120/150 ns Initial Access Speed 25 ns Asynchronous Page-Mode Reads 32-Byte Write Buffer --6.8 µs per Byte Effective Programming Time Software Program and Erase suspend support Flash Data Integrator (FDI), Common Flash Interface (CFI) Compatible Security 128-bit Protection Register --64-bit Unique Device Identifier --64-bit User Programmable.
AT93C56-10PC-2.5 : 3-wire Serial EePROMs. 5.0 (VCC 2.7 (VCC 2.5 (VCC 1.8 (VCC to 5.5V) User Selectable Internal Organization 16 3-Wire Serial Interface 2 MHz Clock Rate (5V) Compatibility Self-Timed Write Cycle (10 ms max) High Reliability Endurance: 1 Million Write Cycles Data Retention: 100 Years ESD Protection: >4000V Automotive Grade and Extended Temperature Devices Available.
BS616LV4011 : SRAM. Very low operation voltage ~ 5.5V Very low power consumption : Vcc = 3.0V C-grade: 20mA (Max.) operating current I-grade: 25mA (Max.) operating current 0.25uA (Typ.) CMOS standby current Vcc = 5.0V C-grade: 45mA (Max.) operating current I-grade: 50mA (Max.) operating current 1.5uA (Typ.) CMOS standby current High speed access time -70 70ns (Max.) at Vcc -10 100ns.
DPE128X32XJ3 : Module/PCMCIA->4M Byte. 4 MB CMOS EePROM (128kx32, 256kx16, 512kx8).
EDI7F342MC : Flash Modules. Organization = 2Mx32 ;; Speed (ns) = 90-150 ;; Volt = 5 ;; Package = SIMM-80 ;; Temp = ;;.
HY5PS1G431F : DDR2 Sdram - 1Gb. This document is a general product and is subject to change without notice. Hynix Electronics does not assume any responsibility for use of circuits described. No patent licenses are implied. Rev 0.2 / Apr. 2004 1 Revision No. 0.1 0.2 History Preliminary Corrected typos of Pin & tRFC spec. , Added IDD spec. Draft Date Feb.2004 Apr.2004 Remark Initial.
HYM7V631601BTFG : ->Unbuffered DIMM. 16Mx64 Bits PC133 Sdram Unbuffered Dimm Based on 8Mx8 Sdram With Lvttl, 4 Banks & 4K Refresh.
HYMD116725B8 : 128 MB. 16Mx72 Bits Unbuffered DDR Sdram Dimm. Hynix HYMD116725B(L)8-M/K/H/L series is unbuffered 184-pin double data rate Synchronous DRAM Dual In-Line Memory Modules (DIMMs) which are organized as 16Mx72 high-speed memory arrays. Hynix HYMD116725B(L)8-M/K/ H/L series consists of nine 16Mx8 DDR SDRAM in 400mil TSOP II packages a 184pin glass-epoxy substrate. Hynix HYMD116725B(L)8-M/K/H/L series.
IN24LC08B : 8K 2.5V CMOS Serial EePROMs. 4K-or 8K-bit Electrically Erasable PROM. The device is organized as two or four blocks x 8 bit memory with a two wire serial interface. Low voltage design permits operation down to 2.5 volts with standby and active currents of only 5µA and 1mA respectively. The IN24LC04B/08B also has a page-write capability for to 16 bytes of data. The IN24LC04B/08B.
K4C561638C : Network DRAM->256M bit. = K4C561638C 256Mb Network-dram ;; Organization = 16Mx16 ;; Voltage(V) = 2.5 ;; Refresh = 8K/64ms ;; Bank/ Interface = 4B/SSTL2 ;; Speed(MHz) = D4,DA,D3 ;; TRAC(ns) = 22~26 ;; Package = 66TSOP2 ;; Production Status = Customer Sample ;; Comments = -.
K6F1616R6M : = K6F1616R6M 1M X 16 Bit Super Low Power And Low Voltage Full CMOS Static RAM ;; Organization = 1Mx16 ;; Vcc(V) = 1.65~2.2 ;; Speed-tAA(ns) = 70,85 ;; Operating Temperature = i ;; Operating Current(mA) = 48TBGA ;; Standby Current(uA) = 3 ;; Package = 1 ;; Production Status = Eol ;; Comments = -.
K7I160884B : DDR II(CIO/SIO). = K7I160884B 512K X 36Mb, 1M X 18Mb, 2M X 8Mb Ddrii Cio b4 SRAM ;; Organization = 2Mx8 ;; VDD(V) = 1.8 ;; Access Time-tCD(ns) = 0.45,0.45,0.45,0.50 ;; Cycle Time(MHz) = 300,250,200,167 ;; I/o Voltage(V) = 1.5,1.8 ;; Package = 165FBGA ;; Production Status = Engineering Sample(Q3,'03) ;; Comments = Cio.
LRS1806A : FLASH/SRAM Combinations (Stacked Chip. 64M ( X16) Dual Work Boot Block Flash & 16M ( X16) Scram.
M368L2923MT1 : . The Samsung is 128M bit x 64 Double Data Rate SDRAM high density memory module based on first gen. of 512Mb DDR SDRAM respectively. The Samsung M368L2923MT1 consists of sixteen CMOS x 8 bit with 4banks Double Data Rate SDRAMs 66pin TSOP-II(400mil) packages mounted a 184pin glass-epoxy substrate. Four 0.1uF decoupling capacitors are mounted on the printed.
M464S0424CT1 : SODIMM. = M464S0424CT1 4M X 64 Sdram Sodimm Based on 4M X 16, 4Banks, 4K Refresh, 3.3V Synchronous DRAMs With SPD ;; Density(MB) = 32 ;; Organization = 4Mx64 ;; Bank/ Interface = 4B/LVTTL ;; Refresh = 4K/64ms ;; Speed = 1H,1L ;; #of Pin = 144 ;; Power = L ;; Component Composition = (4Mx16)x4+EEPROM ;; Production Status = Eol ;; Comments = PC100.
M966G0115MQ0 : SGRAM AIMM->8M bit. = M966G0115MQ0 1M X 64 Sgram Sodimm Based on 1M X 32, 2K Refresh, 3.3V Synchronous Graphic RAMs ;; Organization = 1Mx64 ;; Voltage(V) = 3.3 ;; Speed(ns) = 5.0,6.0,7.0,8.0 ;; Package = 100TQFP ;; #of Pin = 144 ;; Component Composition = (1Mx32)x2 ;; Production Status = Eol ;; Comments = Lvttl,w/spd.
MR18R0828BN1 : Normal RIMM. = MR18R0828BN1 ;; Density(MB) = 128 ;; Organization = 64Mx18 ;; Component Composition = 144M(3rd)x8 ;; Voltage(V) = 2.5 ;; Refresh = 16K/32m(1.9us) ;; Speed(MHz)/ TRAC(ns) = 300/53.3,356/45,400/45 ;; #of Pin = 184 ;; Production Status = Eol ;; Comments = Ss,ecc.
K7N163601A : 512Kx36-Bit Pipelined NtRAM™ The K7N163601A and K7N161801A are 18,874,368-bits Synchronous Static SRAMs. The NtRAM™, or No Turnaround Random Access Memory utilizes all the bandwidth in any combination of operating cycles. Address, data inputs, and all control signals except output enable and linear burst order are synchronized to input clock. Burst.
CY14E256L-D45XI : 32K X 8 NON-VOLATILE SRAM, 45 ns, CDIP32. s: Memory Category: NVRAM, NVSRAM, SRAM Chip ; Density: 262 kbits ; Number of Words: 32 k ; Bits per Word: 8 bits ; Package Type: DIP, 0.300 INCH ROHS COMPLIANT, CERAMIC, DIP-32 ; Pins: 32 ; Logic Family: CMOS ; Supply Voltage: 5V ; Access Time: 45 ns ; Operating Temperature: -40 to 85 C (-40 to 185 F).