|
Details, datasheet, quote on part number:V62C3181024LL-45
| |
Datasheet text preview:
MOSEL VITELIC
V62C3181024 3 VOLT 128K X 8 STATIC RAM
PRELIMINARY
Features
s High-speed: 45, 70 ns s Ultra low DC operating current of 25 mA (max.) TTL Standby: 1 mA (Max.) CMOS Standby: 30 mA (Max.) s Fully static operation s All inputs and outputs directly compatible s Three state outputs s Ultra low data retention current (VCC = 2V) s Extended operating voltage: 3.0V3.6V
s Packages 32-pin TSOP (Standard) 32-pin 440 mil SOP (525 mil pin-to-pin)
Description
The V62C3181024 is a 1,048,576-bit static r a n d o m - a c c e s s memory organized as 131,072 words by 8 bits. It is built with MOSEL VITELIC's h i g h performance CMOS process. Inputs and three-state outputs are TTL compatible and allow f o r direct interfacing with common system bus structures.
Functional Block Diagram
A0 Row Decoder 1024 x 1024 Memory Array
VCC GND
A9
I/O0 Input Data Circuit I/O7 A10 CE1 CE2 OE WE
Column I/O Column Decoder
A16
Control Circuit
3181024-01
Device Usage Chart
Operating Temperature Range 0°C to 70 °C 40°C to +85°C Package Outline T · · W · · Access Time (ns) 45 · · 70 · L · Power LL · · Temperature Mark Blank I
V62C3181024 Rev. 1.8 September 1998
1
MOSEL VITELIC
Part Number Information
V
MOSEL-VITELIC MANUFACTURED
V62C3181024
62
C
31
8
1024
TEMP.
SRAM FAMILY
OPERATING VOLTAGE
DENSITY 1024K PWR.
SPEED
PKG
BLANK = 0¡C to 70¡C I = -40¡C to +85¡C T = TSOP STANDARD W = 440 mil SOP (525 mil pin-to-pin)
62 = STANDARD C = CMOS PROCESS 31 = 3.0V 3.6V
ORGANIZATION 8 = 8-bit
45 ns 70 ns L = LOW POWER LL = DOUBLE LOW POWER
3181024-05
Absolute Maximum Ratings (1)
Symbol
VCC VN VDQ TBIAS TSTG
Parameter
Supply Voltage Input Voltage Input/Output Voltage Applied Temperature Under Bias Storage Temperature
Commercial
-0.5 to VCC+0.5 -0.5 to +0.5 VCC + 0.3 -10 to +125 -55 to +125
Industrial
-0.5 to VCC+0.5 -0.5 to +0.5 VCC + 0.3 -65 to +135 -65 to +150
Units
V V V °C °C
NOTE: 1. Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
Capacitance*
TA = 25°C, f = 1.0MHz
Symbol CIN COUT Parameter Input Capacitance Output Capacitance Conditions VIN = 0V VI/O = 0V Max. 6 8 Unit pF pF
Truth Table
Mode
Standby Standby Output Disable Read Write
CE1
H X L L L
CE2
X L H H H
OE
X X H L X
WE
X X H H L
I/O Operation
High Z High Z High Z DOUT DIN
NOTE: 1. This parameter is guaranteed and not tested.
NOTE: X = Don't Care, L = LOW, H = HIGH
V62C3181024 Rev. 1.8 September 1998
2
MOSEL VITELIC
DC Electrical Characteristics (over all temperature ranges, VCC =3.0V3.6V)
Symbol
VCC VIL VIH IIL IOL VOL VOH
V62C3181024
Parameter
Power Supply Voltage Input LOW Voltage(1,2) Input HIGH Voltage(1) Input Leakage Current Output Leakage Current Output LOW Voltage Output HIGH Voltage
Test Conditions
Min.
3.0 -0.3 2.2
Typ.
Max.
3.6
Units
V V V mA mA V V
-- -- -- -- -- --
0.8 VCC+0.3 2 2 0.4 --
VCC = Max, VIN = 0V to VCC VCC = Max, CE1 = VIH, VOUT = 0V to VCC VCC = Min, IOL = 2.1mA VCC = Min, IOH = -1mA
-2 -2 -- 2.4
Symbol
ICC
Parameter
Operating Power Supply Current, CE1 = VIL, CE2 = VIH, Output Open, VCC = Max., f = 0 READ
Power
L LL WRITE L LL
Com.(4)
4 3 30 25 60
Ind.(4)
6 5
Units
mA 35 30 80 4 mA LL L LL 1 50 30 3 60 50 mA mA
ICC1 ISB
Average Operating Current, CE1 = VIL, CE2 = VIH, Output Open, VCC = Max., f = fMAX(3) TTL Standby Current CE1 ³ VIH, CE2 £ VIL, VCC = Max. CMOS Standby Current, CE1 ³ VCC 0.2V, CE2 £ 0.2V, VIN ³ VCC 0.2V or VIN £ 0.2V, VCC = Max. L
2
ISB1
NOTES: 1. These are absolute values with respect to device ground and all overshoots due to system or tester noise are included. 2. VIL (Min.) = -3.0V for pulse width < 20ns. 3. fMAX = 1/tRC. 4. Maximum values.
AC Test Conditions
Input Pulse Levels Input Rise and Fall Times Timing Reference Levels Output Load 0 to 3V 5 ns 1.5V see below
Key to Switching Waveforms
WAVEFORM INPUTS MUST BE STEADY MAY CHANGE FROM H TO L OUTPUTS WILL BE STEADY WILL BE CHANGING FROM H TO L WILL BE CHANGING FROM L TO H CHANGING: STATE UNKNOWN CENTER LINE IS HIGH IMPEDANCE "OFF" STATE
AC Test Loads and Waveforms
+3V 1103 ½ I/O Pins 1554 ½ CL = 30 pF*
DOES NOT APPLY DON'T CARE: ANY CHANGE PERMITTED MAY CHANGE FROM L TO H
* Includes scope and jig capacitance
3181024-06
V62C3181024 Rev. 1.8 September 1998
3
|
|
