|
Details, datasheet, quote on part number:V62C518256L-70
| |
Datasheet text preview:
MOSEL VITELIC
V62C518256 32K X 8 STATIC RAM
PRELIMINARY
Features
s High-speed: 35, 70 ns s Ultra low DC operating current of 5mA (max.) s Low Power Dissipation: TTL Standby: 3 mA (Max.) CMOS Standby: 20 µA (Max.) s Fully static operation s All inputs and outputs directly compatible s Three state outputs s Ultra low data retention current (VCC = 2V) s Single 5V ± 10% Power Supply
s Packages 28-pin TSOP (Standard) 28-pin 600 mil PDIP 28-pin 330 mil SOP (450 mil pin-to-pin)
Description
The V62C518256 is a 262,144-bit static random access memory organized as 32,768 words by 8 b i t s . It is built with MOSEL VITELIC's high p e r f o r m a n c e CMOS process. Inputs and threes t a t e outputs are TTL compatible and allow for d i r e c t interfacing with common system bus structures.
Functional Block Diagram
A0 Row Decoder 512 x 512 Memory Array VCC GND
A8
I/O0 Input Data Circuit I/O7 A9 CE OE WE
Column I/O Column Decoder
A14
Control Circuit
518256-01
Device Usage Chart
Operating Temperature Range 0°C to 70 °C 40°C to +85°C Package Outline T · · P · · F · · Access Time (ns) 35 · · 70 · · L · · Power LL · · Temperature Mark Blank I
V62C518256 Rev. 2.3 November 1998
1
MOSEL VITELIC
Pin Descriptions
A0A14 Address Inputs These 15 address inputs select one of the 32,768 x 8 bit segments in the RAM. CE Chip Enable Inputs CE is an active LOW input. Chip Enable must be LOW when reading from or writing to the device. When HIGH, the device is in standby mode with I/O pins in the high impedance state. OE Output Enable Input The Output Enable input is active LOW. When OE is LOW with CE LOW and WE HIGH, data of the selected memory location will be available on the I/O pins. When OE is HIGH, the I/O pins will be in the high impedance state.
V62C518256
WE Write Enable Input An active LOW input, WE input controls read and write operations. When CE and WE inputs are both L O W , the data present on the I/O pins will be written into the selected memory location. I/O0I/O7 Data Input and Data Output Ports These 8 bidirectional ports are used to read data from and write data into the RAM. VCC GND Power Supply Ground
Pin Configurations (Top View) 28-Pin DIP/SOP
A14 A12 A7 A6 A5 A4 A3 A2 A1 A0 I/O0 I/O1 I/O2 GND
1 2 3 4 5 6 7 8 9 10 11 12 13 14 28 27 26 25 24 23 22 21 20 19 18 17 16 15
518256-01
28-Pin TSOP (Standard)
VCC WE A13 A8 A9 A11 OE A10 CE I/O7 I/O6 I/O5 I/O4 I/O3
OE A11 A9 A8 A13 WE VCC A14 A12 A7 A6 A5 A4 A3
22 23 24 25 26 27 28 1 2 3 4 5 6 7 21 20 19 18 17 16 15 14 13 12 11 10 9 8
518256-03
A10 CE I/O7 I/O6 I/O5 I/O4 I/O3 GND I/O2 I/O1 I/O0 A0 A1 A2
V62C518256 Rev. 2.3 November 1998
2
MOSEL VITELIC
Part Number Information
V
MOSEL-VITELIC MANUFACTURED
V62C518256
62
C
51
8
256
TEMP.
SRAM FAMILY
OPERATING VOLTAGE
DENSITY 256K
SPEED
PKG
BLANK = 0°C to 70°C I = -40°C to +85°C T = TSOP STANDARD P = 600 mil PDIP F = 330 mil SOP (450 mil Pin-to-Pin)
62 = STANDARD C = CMOS PROCESS 51 = 5V
ORGANIZATION 8 = 8-bit
PWR.
35 ns 70 ns L = LOW POWER LL = DOUBLE LOW POWER
518256-05
Absolute Maximum Ratings (1)
Symbol
VCC VN VDQ TBIAS TSTG
Parameter
Supply Voltage Input Voltage Input/Output Voltage Applied Temperature Under Bias Storage Temperature
Commercial
-0.5 to +7 -0.5 to +7 VCC + 0.5 -10 to +125 -65 to +150
Industrial
-0.5 to +7 -0.5 to +7 VCC + 0.5 -65 to +135 -65 to +150
Units
V V V °C °C
NOTE: 1. Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
Capacitance*
TA = 25°C, f = 1.0MHz
Symbol CIN COUT Parameter Input Capacitance Output Capacitance Conditions VIN = 0V VI/O = 0V Max. 6 8 Unit pF pF
Truth Table
Mode
Standby Read Read Write
CE
H L L L
OE
X L H X
WE
X H H L
I/O Operation
High Z DOUT High Z DIN
NOTE: * This parameter is guaranteed and not tested.
NOTE: X = Don't Care, L = LOW, H = HIGH
V62C518256 Rev. 2.3 November 1998
3
|
|
