|Company||Motorola Semiconductor Products|
|Datasheet||Download 68HC912DG128MSE3 datasheet
This errata provides information applicable to the following MC68HC912DG128 MCU mask set devices: 5H55W.A
The mask set is identified by a four-character code consisting of a letter, two numerical digits, and a letter, for example F74B. Slight variations to the mask set identification code may result in an optional numerical digit preceding the standard four-character code, for example 0F74B.
Device markings indicate the week of manufacture and the mask set used. The data is coded as four numerical digits where the first two digits indicate the year and the last two digits indicate the work week. The date code "9115" would indicate the 15th week of the year 1991.
Some MCU samples and devices are marked with an SC, PC, or XC prefix. An SC, or ZC prefix denotes special/custom device. An XC prefix denotes device is tested but is not fully characterized or qualified over the full range of normal manufacturing process variations. After full characterization and qualification, devices will be marked with the MC prefix.
When contacting a Motorola representative for assistance, please have the MCU device mask set and date code information available.Specifications and information herein are subject to change without notice.
If the (VRHVRL)/2 internal reference is used (perhaps for system diagnostics), expected pass result may or $81.BDM: FAILURE TO RELEASE ADDRESS BUS AFTER MEMORY ACCESS AR538
When the BDM module is using XTAL/2 as its reference clock and the PLL is providing the clock for the CPU buses, a BDM logic circuit can fail to release control of the address bus after completing a memory access. When the next BDM serial command is completed, the BDM gives up control of the address bus, but by this time the CPU is already lost. This often results in the CPU eventually reaching a $00 opcode and getting into active BDM mode.
The error can be avoided if the BDM operates from the same clock source as the bus. Everything works after reset because both the BDM and the bus use XTAL/2 as the clock source. If the CLKSW bit is changed to one before engaging the PLL, the system also works (although the host must change communication speed to match the bus frequency changes). In some systems the PLL is turned on and off and the bus frequency can be changed at random intervals and there is no practical way for a host to track these changes without access to the E-clock frequency. In these systems there is no workaround.
When the BDM module is using synchronized (CLKSW=0) as its reference clock and the PLL is providing the clock for the CPU bus (BCSP=1), data cannot be read back correctly through the BDM. The chance of reading wrong data increases when the bus frequency increases (with different PLL prescaler). All data read will not be correct when the Bus frequency is near four times the XTAL frequency. READ_W will return the requested address as data. READ_B will return the upper and lower byte of address if the requested address is even and odd respectively. Write through BDM is normal.
No customer workaround is available for this clock selection. However, CLKSW=0, BCSP=0 (Supported by all bdm i/f software) and CLKSW=1, BCSP=1 (support is unknown) combination are still ok.
STOP mode cannot be exited using interrupts when DLY=1 depending on where the Real-Time-Interrupt (RTI) counter is when the STOP instruction is executed. The RTI counter is free-running during normal operation and is only reset at the beginning of Reset, during Power-on-Reset, and after entry into STOP. The free-running counter will generate a one cycle pulse every 4096 cycles. If that pulse occurs at the exact same time that the stop signal from the CPU is asserted then the OSC is stopped but the internal stop signal will remain low. In this state the OSC is shut off until RESET.
1. If you are not using the Real Time Interrupt function you can wait for a RTI flag before entering into STOP to guarantee the counter in a safe state. When executing the following code all interrupt sources except for those used to exit STOP mode must be masked to prevent a loss of synchronization. A loss of synchronization can occur if an interrupt is processed between the setting of the RTIF and the execution of the STOP instruction. Also, you must enable the RTI counter in the initialization code, set to the fastest RTI time-out period, and the RTIE bit should NOT be set.
BRCLRRTIFLG,#RTIF,RTIFClr; RTIF flag is already clear LDAB#RTIF; if it's set, clear the flag. STABRTIFLG RTIFClr:BRCLRRTIFLG,#RTIF,*; wait until the RTIFLG is set. NOP STOP ; enter stop mode
2. If you are driving a clock in (not using the OSC) then you could set DLY=0. 3. Pseudo-STOP and DLY=0 could be used. The oscillator will be kept alive during STOP at the expense of power consumption but no recovery delay is needed. Set the PSTP bit and clear DLY bit prior to going to STOP. 4. Limp Home and DLY=0 could be used. The part comes out of STOP in limp home mode while the crystal recovers. If a known frequency is not a requirement, this workaround avoids having the crystal alive in STOP mode. Clear the NOLHM and DLY bits prior to going to STOP.
|Some Part number from the same manufacture Motorola Semiconductor Products|
|68HCR08JL3 8-bit Microcontroller|
|68HRC05J5A 8-bit Microcontroller Units|
|68HRC908JL3 8-bit Microcontroller|
EL6112 : Laser Diode Driver, 3-Channel, + Osc, Tr=0.8ns, Tf=0.8ns, Output Off=outen.
ELM-2041EGWA : . The ELM-2041 series is a large emitting area(9.0mm diameter)LED sources configured a 16 dots 4*4 matrix array. These devices are made with white dots and gray surface. OFFICE : NO. 25,Lane 76,Sec.3, Chung Yang Rd., Tucheng 236, Taipei, Taiwan, R.O.C. TEL : 886-2-2267-2000,2267-9936 FAX : 886-2-2267-6244,22676189,22676306 http://www.everlight.com 1.All.
IS61C6416 : 64Kx16 High-speed CMOS Static RAM. High-speed access time: 12, 15, and 20 ns CMOS low power operation 1650 mW (max) @ -10ns Cycle 55 µW (max) CMOS Standby TTL compatible interface levels Single ± 10% power supply Fully static operation: no clock or refresh required Three state outputs Industrial temperature available Available in 44-pin SOJ package and 44-pin TSOP (Type II) RAM organized.
SN74ACT7882FN : 2048 18 Clocked First-in, First-out Memory. Member of the Texas Instruments WidebusTM Family Independent Asynchronous Inputs and Outputs Read and Write Operations Can Be Synchronized to Independent System Clocks Programmable Almost-Full/Almost-Empty Flag Pin-to-Pin Compatible With SN74ACT7881 and SN74ACT7811 Input-Ready, Output-Ready, and Half-Full Flags Cascadable in Word Width and/or Word Depth.
TA78DL09S : Low Dropout Voltage Regulator.
TL1591 : Sample-and-hold Circuit For CCD Imagers. 15-MHz Sampling Rate 30-ns Acquisition Time Diode-Bridge Switch 25-MHz Bandwidth Low-Voltage Supply The is a monolithic integrated sample-and-hold circuit that uses the BiFET process with Schottky-barrier diodes and is designed for use with CCD area imagers. This device consists of an ultra-fast input-buffer amplifier, a digital-controlled diode-bridge.
RF323-12 : HIGH Repeatability Ultraminiature T0-5, RF Bypass Relay DC TO 3 GHz. For more information on our new products or for technical support you can: Call us: 800-284-7007 Series FS: Output 240Vac; DC Control, Zero cross for reduced inrush, Ultra miniature package: 30% smaller than most relays at same current rating, Faston or PIN Terminals Series SED: 1 Amp, 28 Vdc, Optically Isolated Thermally Protected Series SGD: 2 Amp,.
D218EI : Low Cost, 2W SIP High Isolation Dc/dc Converters. s typical @ +25°C, nominal input voltage & rated output current, unless otherwise noted. s subject to change without notice. 2W Output Power Miniature SIP Case UL Approved (File E245422) Single & Dual Outputs 3,000 VDC Isolation >3.5 MHour MTBF 24 Standard Models LOWEST COST!! Parameter Input Voltage Range Input Filter Reverse Polarity Input Current.
1CZ20V : Silicon Planar Zener Diodes. Silicon Zener in D0-41 Package ICZ Series For Entertainment Application. 52 mm Taping & A indicates Axil Tape m mo packing (52 m Tape Spacing). m (m in) leader tape on every spool. 3. No. of em pty places allow ed 0.25% without consecutive em pty places. 4. Ends of leads shall preferably not protrude beyond the tapes. 5. Com ponents shall be held sufficiently.
FRM3WSJT-73-680R : 680 Ohm 3W Through Hole Resistors; RES FUSE METAL 680 OHM 3W 5%. s: Resistance (Ohms): 680 ; Power (Watts): 3W ; Tolerance: ±5% ; Packaging: Tape & Box (TB) ; Composition: Metal Film ; Temperature Coefficient: ±200ppm/°C ; Lead Free Status: Lead Free ; RoHS Status: RoHS Compliant.
D2TO035CR0220FTE3 : 0.022 Ohm 35W Chip Resistor - Surface Mount; RESISTOR .022 OHM 35W SMD D2PAK. s: Resistance (Ohms): 0.022 ; Power (Watts): 35W ; Tolerance: ±1% ; Packaging: Tube ; Composition: Thick Film ; Temperature Coefficient: ±1100ppm/°C ; Lead Free Status: Lead Free ; RoHS Status: RoHS Compliant.
MCS04020D4750BE100 : 475 Ohm 0.063W, 1/16W Chip Resistor - Surface Mount; RES 475 OHM 1/16W .1% SMD 0402. s: Resistance (Ohms): 475 ; Power (Watts): 0.063W, 1/16W ; Tolerance: ±0.1% ; Packaging: Tape & Reel (TR) ; Composition: Thin Film ; Temperature Coefficient: ±25ppm/°C ; Lead Free Status: Lead Free ; RoHS Status: RoHS Compliant.
TSP801R1000DUF : RESISTOR, NETWORK, FILM, BUSSED, 0.5 W, THROUGH HOLE MOUNT. s: Configuration: Chip Array ; Category / Application: General Use ; Technology / Construction: Thin Film (Chip) ; Mounting / Packaging: ThroughHole, SIP ; Tolerance: 0.5000 +/- % ; Temperature Coefficient: 25 Â±ppm/Â°C ; Power Rating: 0.5000 watts (6.70E-4 HP) ; Operating DC Voltage: 100 volts.
277AFD004M : CAPACITOR, ALUMINUM ELECTROLYTIC, SOLID POLYMER, POLARIZED, 4 V, 270 uF, THROUGH HOLE MOUNT. s: Configuration / Form Factor: Leaded Capacitor ; RoHS Compliant: Yes ; : Polarized ; Capacitance Range: 270 microF ; Capacitance Tolerance: 20 (+/- %) ; WVDC: 4 volts ; Leakage Current: 108 microamps ; ESR: 20 milliohms ; Mounting Style: Through Hole ; Operating.