|
Details, datasheet, quote on part number:SN54LS196
| |
Datasheet text preview:
4-STAGE PRESETTABLE RIPPLE COUNTERS
The SN54/74LS196 decade counter is partitioned into divide-by-two and divide-by-five sections which can be combined to count either in BCD (8, 4, 2, 1) sequence or in a bi-quinary mode producing a 50% duty cycle output. The SN54/74LS197 contains divide-by-two and divide-by-eight sections which can be combined to form a modulo-16 binary counter. Low Power Schottky technology is used to achieve typical count rates of 70 MHz and power dissipation of only 80 mW. Both circuit types have a Master Reset (MR) input which overrides all other inputs and asynchronously forces all outputs LOW. A Parallel Load input (PL) overrides clocked operations and asynchronously loads the data on the Parallel Data inputs (Pn) into the flip-flops. This preset feature makes the circuits usable as programmable counters. The circuits can also be used as 4-bit latches, loading data from the Parallel Data inputs when PL is LOW and storing the data when PL is HIGH.
SN54 / 74LS196 SN54 / 74LS197
4-STAGE PRESETTABLE RIPPLE COUNTERS
LOW POWER SCHOTTKY
J SUFFIX CERAMIC CASE 632-08
14 1
· · · · · · ·
Low Power Consumption -- Typically 80 mW High Counting Rates -- Typically 70 MHz Choice of Counting Modes -- BCD, Bi-Quinary, Binary Asynchronous Presettable Asynchronous Master Reset Easy Multistage Cascading Input Clamp Diodes Limit High Speed Termination Effects CONNECTION DIAGRAM DIP (TOP VIEW)
VCC 14 MR 13 Q3 12 P3 11 P1 10 Q1 9 CP0 8
NOTE: The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-Line Package.
14 1
N SUFFIX PLASTIC CASE 646-06
14 1
D SUFFIX SOIC CASE 751A-02
ORDERING INFORMATION
SN54LSXXXJ SN74LSXXXN SN74LSXXXD Ceramic Plastic SOIC
1 PL
2 Q2
3 P2
4 P0
5 Q0
6 CP1
7 GND
PIN NAMES
LOADING (Note a) HIGH LOW 1.5 U.L. 1.75 U.L. 0.8 U.L. 0.5 U.L. 0.25 U.L. 0.25 U.L. 5 (2.5) U.L.
8 6
LOGIC SYMBOL
1 PL 4 10 3 11 P0 P1 P2 P3
CP0 CP1 (LS196) CP1 (LS197) MR PL P0P3 Q0Q3
Clock (Active LOW Going Edge) Input to Divide-by-Two Section Clock (Active LOW Going Edge) Input to Divide-by-Five Section Clock (Active LOW Going Edge) Input to Divide-by-Eight Section Master Reset (Active LOW) Input Parallel Load (Active LOW) Input Data Inputs Outputs (Notes b, c)
1.0 U.L. 2.0 U.L. 1.0 U.L. 1.0 U.L. 0.5 U.L. 0.5 U.L. 10 U.L.
CP0 CP1
MR 13
Q0 Q1 Q2 Q3 5 9 2 12
VCC = PIN 14 GND = PIN 7
NOTES: a. 1 TTL Unit Load (U.L.) = 40µA HIGH/1.6 mA LOW. b. The Output LOW drive factor is 2.5 U.L. for Military (54) and 5 U.L. for Commercial (74) b. Temperature Ranges. c. In addition to loading shown, Q0 can also drive CP1.
FAST AND LS TTL DATA 5-372
SN54 / 74LS196 · SN54 / 74LS197
LOGIC DIAGRAM
MR PL
13
P0
4
P1
10
P2
3
P3
11
1
8
J SD Q
J SD Q
J SD Q
J SD Q
CP0
K CD Q
6
K CD Q
K CD Q
K CD Q
CP1 Q0
5
9
2
12
Q1
Q2
Q3
LS196
MR PL
13
P0
4
P1
10
P2
3
P3
11
1
8
J SD Q
J SD Q
J SD Q
J SD Q
CP0
K CD Q
6
K CD Q
K CD Q
K CD Q
CP1 Q0
5
9
2
12
Q1
Q2
Q3
LS197
VCC = PIN 14 GND = PIN 7 = PIN NUMBERS
FAST AND LS TTL DATA 5-373
SN54 / 74LS196 · SN54 / 74LS197
FUNCTIONAL DESCRIPTION The LS196 and LS197 are asynchronously presettable decade and binary ripple counters. The LS196 Decade Counter is partitioned into divide-by-two and divide-by-five sections while the LS197 is partitioned into divide-by-two and divideby-eight sections, with all sections having a separate Clock input. In the counting modes, state changes are initiated by the HIGH to LOW transition of the clock signals. State changes of the Q outputs, however, do not occur simultaneously because of the internal ripple delays. When using external logic to decode the Q outputs, designers should bear in mind that the unequal delays can lead to decoding spikes and thus a decoded signal should not be used as a clock or strobe. The CP0 input serves the Q0 flip-flop in both circuit types while the CP1 input serves the divide-by-five or divide-by-eight section. The Q0 output is designed and specified to drive the rated fan-out plus the CP1 input. With the input frequency connected to CP0 and Q0 driving CP1, the LS197 forms a straightforward module-16 counter, with Q0 the least significant output and Q3 the most significant output. The LS196 Decade Counter can be connected up to operate in two different count sequences, as indicated in the tables of Figure 2. With the input frequency connected to CP0 and with Q0 driving CP1, the circuit counts in the BCD (8, 4, 2, 1) sequence. With the input frequency connected to CP1 and Q3 driving CP0, Q0 becomes the low frequency output and has a 50% duty cycle waveform. Note that the maximum counting rate is reduced in the latter (bi-quinary) configuration because of the interstage gating delay within the divide-by-five section. The LS196 and LS197 have an asynchronous active LOW Master Reset input (MR) which overrides all other inputs and forces all outputs LOW. The counters are also asynchronously presettable. A LOW on the Parallel Load input (PL) overrides the clock inputs and loads the data from Parallel Data (P0 P3) inputs into the flip-flops. While PL is LOW, the counters act as transparent latches and any change in the Pn inputs will be reflected in the outputs.
Figure 2. LS196 COUNT SEQUENCES
DECADE (NOTE 1) COUNT 0 1 2 3 4 5 6 7 8 9 Q3 L L L L L L L L H H Q2 L L L L H H H H L L Q1 L L H H L L H H L L Q0 L H L H L H L H L H COUNT 0 1 2 3 4 5 6 7 8 9 Q0 L L L L L H H H H H BI-QUINARY (NOTE 2) Q3 L L L L H L L L L H Q2 L L H H L L L H H L Q1 L H L H L L H L H L
NOTES: 1. Signal applied to CP0, Q0 connected to CP1. 2. Signal applied to CP1, Q3 connected to CP0.
MODE SELECT TABLE
INPUTS RESPONSE MR L H H PL X L H CP X X Reset (Clear) Parallel Load Count
H = HIGH Voltage Level L = LOW Voltage Level X = Don't Care = HIGH to Low Clock Transition
FAST AND LS TTL DATA 5-374
|
|
