|Category||Memory => SRAM => Low Power => 1T-based Pseudo SRAMs|
|Title||1T-based Pseudo SRAMs|
|Description||32Mb, , 2Mb X 16, 2.3 - 3.3, 70, Deep Sleep Active, 48-BGA,|
|Company||NanoAmp Solutions, Inc.|
|Datasheet||Download N32T163WA1A datasheet
NanoAmp Solutions, Inc. 1982 Zanker Road, San Jose, CA 95112 ph: 408-573-8878, FAX: 408-573-8877 www.nanoamp.com32Mb Ultra-Low Power Asynchronous CMOS Pseudo SRAM
The is an integrated memory device containing a 32Mbit SRAM built using a self-refresh DRAM array organized as 2,097,152 words by 16 bits. The device is designed and fabricated using NanoAmp's advanced CMOS technology to provide both high-speed performance and ultra-low power. It is designed to be identical in operation and interface to standard 6T SRAMS. Byte controls (UB and LB) allow the upper and lower bytes to be accessed independently and can also be used to deselect the device. The N32T163WA1(D1)A is optimal for various applications where low-power is critical such as battery backup and hand-held devices. The device includes a power-down feature to automatically enter standby mode as well as several other power saving modes: a deep sleep mode where data is not retained in the array and partial array refresh mode where data is retained in a portion of the array. Both these modes reduce standby current drain. The VFBGA package offers an extremely thin, low-profile size for today's space conscience applications. The device can operate over a very wide temperature range to +85oC and is available in a JEDEC standard BGA package compatible with other standard x 16 SRAMs.Features
Dual voltage for Optimum Performance: Vccq - 1.7 Volts to Vcc to 3.3 Volts Very low standby current 40µA V (Typical) Very low operating current at 1µs (Typical) Simple memory control Byte control for independent byte operation Output Enable (OE) for memory expansion Very fast output enable access time 35ns OE access time Automatic power down to standby mode TTL compatible three-state output driver
Part Number N32T163WA1AZ N32T163WD1AZ Package Type 48 - BGA Operating Temperature to +85oC Power Supply - 3.3V (VCC) 1.7V - Vcc(VCCQ) Speed 70ns 85ns Standby Operating Current (ISB), Current (Icc), Max @ 1MHz
Pin Function Address Inputs Write Enable Input Chip Enable Input Output Enable Input Byte Enable Inputs Deep Sleep Input Data Inputs/Outputs Core Power I/O Power Ground I/O Ground To be left floating or tied to VSS
Stock No. 23202-03 12/02 The specifications of this device are subject to change without notice. For latest documentation see http://www.nanoamp.com.NanoAmp Solutions, Inc. Functional Block Diagram
- I/O151 High Z High Z Data In Data Out High Z High Z
MODE Standby2 Standby Write Read Active Deep Sleep
1. When UB and LB are in select mode (low), - I/O15 are affected as shown. When LB only is in the select mode only - I/O7 are affected as shown. When is in the select mode only - I/O15 are affected as shown. 2. When the device is in standby mode, control inputs (WE, OE, UB, and LB), address inputs and data input/outputs are internally isolated from any external influence and disabled from exerting any influence externally. 3. When WE is invoked, the OE input is internally disabled and has no effect on the circuit.
Item Input Capacitance I/O Capacitance Symbol CIN CI/O Test Condition VIN = 1 MHz, = 25oC VIN = 1 MHz, = 25oC Min Max 6 8 Unit pF1. These parameters are verified in device characterization and are not 100% tested
Item Voltage on any pin relative to VSS Voltage on VCC Supply Relative to VSS Power Dissipation Storage Temperature Operating Temperature Soldering Temperature and Time Symbol VIN,OUT VCC PD TSTG TA TSOLDER
1. Stresses greater than those listed above may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operating section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.Operating Characteristics (Over Specified Temperature Range)
Item Supply Voltage Supply Voltage for I/O Input High Voltage Input Low Voltage Output High Voltage Output Low Voltage Input Leakage Current Output Leakage Current Read/Write Operating Supply Current 1 µs Cycle Time2 Read/Write Operating Supply Current 70 ns Cycle Time2 Read/Write Operating Supply Current 85 ns Cycle Time2 Maximum Standby Current3 Symbol VCC VCCQ VIH VIL VOH VOL ILI ILO ICC3 ISB1 IOH = -0.1mA IOL = 0.1mA VIN 0 to VCC OE = VIH or Chip Disabled VCC= Max, VIN=CMOS levelsChip Enabled, IOUT = 0 VCC= Max, VIN=CMOS levels Chip Enabled, IOUT = 0 VCC= Max, VIN=CMOS levels Chip Enabled, IOUT = 0 VCC= Max, VIN=CMOS levels Chip Disabled -1 Test Conditions Min. Typ1 2.5 Max 3.3 Vcc VCCQ+0.2 0.4 Unit mA µA
1. Typical values are measured at Vcc=Vcc Typ., TA=25°C and not 100% tested. 2. This parameter is specified with the outputs disabled to avoid external loading effects. The user must add current required to drive output capacitance expected in the actual system. 3. This device assumes a standby mode if the chip is disabled (either CE high or both UB and LB high). In order to achieve low standby current all inputs must be within 0.2V of either VCC or VSS.
|Related products with the same datasheet|
|Some Part number from the same manufacture NanoAmp Solutions, Inc.|
|N32T163WA1AZ 32Mb, , 2Mb X 16, 2.3 - 3.3, 70, Deep Sleep Active, 48-BGA,|
|N32T163WD1A 32Mb, , 2Mb X 16, 2.3 - 3.3, 70, Deep Sleep Inactive, 48-BGA,|
|N36N183WF1A Ftram, Flow-Thru, 18, 2.5, 3.3, 67 - 150, 6.0 - 11.0, 100-TQFP,|
|N36N183WP1A Ftram, Pipeline, 18, 2.5, 3.3, 133 - 300, 2.3 - 4.0, 100-TQFP,|
|N36N183WPFA Ftram, Pipeline/Flow-Thru, 18, 2.5, 3.3, 133 - 300, 2.3 - 4.0, 119-PBGA, 165-FPBGA,|
|N36N363WF1A Ftram, Flow-Thru, 36, 2.5, 3.3, 67 - 150, 6.0 - 11.0, 100-TQFP,|
|N36N363WP1A Ftram, Pipeline, 36, 2.5, 3.3, 133 - 300, 2.3 - 4.0, 100-TQFP,|
|N36N363WPFA Ftram, Pipeline/Flow-Thru, 36, 2.5, 3.3, 133 - 300, 2.3 - 4.0, 119-PBGA, 165-FPBGA,|
|N36N723WPFA Ftram, Pipeline/Flow-Thru, 72, 2.5, 3.3, 133 - 300, 2.3 - 4.0, 209-PBGA,|
|N36S183WF1A Synch, Flow-Thru, 18, 2.5, 3.3, 67 - 150, 6.0 - 11.0, 100-TQFP,|
|N36S183WP1A Synch, Pipeline, 18, 2.5, 3.3, 133 - 300, 2.3 - 4.0, 100-TQFP,|
|N36S183WP2A Synch, Pipeline/dual Cycle Deselect, 18, 2.5, 3.3, 133 - 300, 2.3 - 4.0, 100-TQFP,|
|N36S183WPFA Synch, Pipeline/Flow-Thru, 18, 2.5, 3.3, 133 - 300, 2.3 - 4.0, 119-PBGA, 165-FPBGA,|
|N36S363WF1A Synch, Flow-Thru, 36, 2.5, 3.3, 67 - 150, 6.0 - 11.0, 100-TQFP,|
|N36S363WP1A Synch, Pipeline, 36, 2.5, 3.3, 133 - 300, 2.3 - 4.0, 100-TQFP,|
|N36S363WP2A Synch, Pipeline/dual Cycle Deselect, 36, 2.5, 3.3, 133 - 300, 2.3 - 4.0, 100-TQFP,|
|N36S363WPFA Synch, Pipeline/Flow-Thru, 36, 2.5, 3.3, 133 - 300, 2.3 - 4.0, 119-PBGA, 165-FPBGA,|
|N64T1618C1A 64Mb, , 4Mb X 16, 1.65 - 1.95, 60/70, Page Mode, 48-BGA,|
|N64T1618CBA 64Mb, , 4Mb X 16, 1.65 - 1.95, 60/70, Burst Mode, 54-BGA,|
|N16L163WC2C 16Mb Ultra-Low Power Asynchronous CMOS SRAMThe N16L163WC2C is an integrated memorydevice containing a 8Mbit Static Random AccessMemory organized as 1,048,576 words by 16 bits.The device is designed|
|N08L083WC2C 8Mb Ultra-Low Power Asynchronous CMOS SRAMThe N08L083WC2C is an integrated memorydevice containing a 8 Mbit Static Random AccessMemory organized as 1,048,576 words by 8 bits.The device is designed|
71V35761 : 3.3V 128K X 36 Synchronous Pipelined Burst SRAM W/3.3V I/o. 18 3.3V Synchronous SRAMs 3.3V I/O, Pipelined Outputs Burst Counter, Single Cycle Deselect x 18 memory configurations Supports high system speed: Commercial: 200MHz 3.1ns clock access time Commercial and Industrial: 183MHz 3.3ns clock access time 166MHz 3.5ns clock access time LBO input selects interleaved or linear burst mode Self-timed write cycle.
A42L2604 : DRAM Sdram Sgram 16Mb x4. Document Title X 4 CMOS DYNAMIC RAM WITH EDO PAGE MODE Revision History Initial issue Modify symbol HE dimensions in TSOP 24L package information Add -45 grade and modify the AC, DC data Add -U type spec. n Organization: 4,194,304 words X 4 bits n Part Identification A42L2604 (2K Ref.) A42L2604-L (2K Ref. with self-refresh) n Single 3.3V power supply/built-in.
BA6129AF : . The BA6129AF, BA6162, and BA6162F are reset ICs with a battery backup function, designed for equipment using SRAMs and other similar components. These ICs are configured of a reset signal and CS signal output unit and a power supply switching unit. If the BA6129AF detects that the power supply has dropped 3.5V or lower, it outputs the CS, CSB, and Reset.
BS62XV1024 : Extremely Low Power/voltage CMOS SRAM 128k X 8 Bit. Extremely low operation voltage ~ 2.4V Extremely low power consumption : Vcc 1.5V 10mA (Max.) write current 0.5mA (Max.) read current 0.005uA (Typ.) CMOS standby current Vcc 2.2V 15mA (Max.) write current 0.8mA (Max.) read current 0.01uA (Typ.) CMOS standby current High speed access time -25 250ns (Max.) Input levels are CMOS-compatible Automatic power.
EDI9F416128C : SRAM Modules. Organization = 4x128Kx16 ;; Speed (ns) = 70-85 ;; Volt = 5 ;; Package = 80 Simm ;; Temp = C ;;.
LP61L1008AS-10 : SRAM. 10ns 155mA 128K X 8bit 3.3V High Speed Center Power CMOS SRAM. X 8 BIT 3.3V HIGH SPEED CENTER POWER CMOS SRAM n Single ± 10% power supply n Access times: 8/10/12 ns (max.) n Current: Operating: 160/155/150mA (max.) Standby: 5mA (max.) n Full static operation, no clock or refreshing required n All inputs and outputs are directly TTL compatible n Center Power/Ground Pin Configuration n Common I/O using three-state.
M58BW016BB100T3T : 16 Mbit 512kb X32, Boot Block, Burst 3v Supply Flash Memories. 16 Mbit (512Kb x32, Boot Block, Burst) 3V Supply Flash Memories PE4 SUMMARY s SUPPLY VOLTAGE VDD to 3.6V for Program, Erase and Read VDDQ = VDDQIN to 3.6V for I/O Buffers VPP = 12V for fast Program (optional) HIGH PERFORMANCE Access Time: 80, 90 and 56MHz Effective Zero Wait-State Burst Read Synchronous Burst Reads Asynchronous Page Reads.
MB84VD21083 : 16m ( X8/x16 ) Flash Memory & 2m ( X8/x16 ) Static RAM. Stacked MCP (Multi-Chip Package) FLASH MEMORY & SRAM Power supply voltage 3.6 V High performance 85 ns maximum access time Operating Temperature to +85 °C Package 61-ball FBGA, 56-pin TSOP(I) Flash Memory Ordering Part No. VCCf, VCCs -0.3 V Max. Address Access Time (ns) Max. CE Access Time (ns) Max. OE Access Time (ns) Simultaneous Read/Write operations.
MT48LC16M8A1TG : Synchronous DRAM.
ST24C08R : 8 Kb. Serial EePROM I(2)c-bus, 2.5v to 5.5v, With Write Protection: 1kx8.
CY14E104L : 4-Mbit (512K X 8/256K X 16) NvSRAM The Cypress CY14E104L/CY14E104N is a fast static RAM with a nonvolatile element in each memory cell. The memory is organized as 512K words of 8 bits each or 256K words of 16 bits each. The embedded nonvolatile elements incorporate QuantumTrap technology producing the world\'s most reliable nonvolatile memory..
AM9124CDC : 1K X 4 STANDARD SRAM, 300 ns, CDIP18. s: Memory Category: SRAM Chip ; Density: 4 kbits ; Number of Words: 1 k ; Bits per Word: 4 bits ; Package Type: DIP, HERMETIC SEALED, CERAMIC, DIP-18 ; Pins: 18 ; Supply Voltage: 5V ; Access Time: 300 ns ; Operating Temperature: 0 to 70 C (32 to 158 F).
GS81302T38GE-333 : 2M X 36 DDR SRAM, 0.45 ns, PBGA165. s: Memory Category: SRAM Chip ; Density: 75497 kbits ; Number of Words: 2000 k ; Bits per Word: 36 bits ; Package Type: 15 X 17 MM, 1 MM PITCH, ROHS COMPLIANT, FPBGA-165 ; Pins: 165 ; Supply Voltage: 1.8V ; Access Time: 0.4500 ns ; Operating Temperature: 0 to 70 C (32 to 158 F).
IS61SF12832-11B : 128K X 32 CACHE SRAM, 11 ns, PBGA119. s: Memory Category: SRAM Chip ; Density: 4194 kbits ; Number of Words: 128 k ; Bits per Word: 32 bits ; Package Type: BGA, PLASTIC, BGA-119 ; Pins: 119 ; Supply Voltage: 3.3V ; Access Time: 11 ns ; Operating Temperature: 0 to 70 C (32 to 158 F).
W26A02B-70LI : 128K X 16 STANDARD SRAM, 70 ns, PBGA48. s: Memory Category: SRAM Chip ; Density: 2097 kbits ; Number of Words: 128 k ; Bits per Word: 16 bits ; Package Type: TFBGA-48 ; Pins: 48 ; Logic Family: CMOS ; Supply Voltage: 1.8V ; Access Time: 70 ns ; Operating Temperature: -40 to 85 C (-40 to 185 F).