Details, datasheet, quote on part number: N36S363WF1A
PartN36S363WF1A
CategoryMemory => SRAM => Sync. SRAM
DescriptionSynch, Flow-Thru, 36, 2.5, 3.3, 67 - 150, 6.0 - 11.0, 100-TQFP,
CompanyNanoAmp Solutions, Inc.
DatasheetDownload N36S363WF1A datasheet
  

 

Features, Applications

NanoAmp Solutions, Inc. 1982 Zanker Road, San Jose, CA 95112 ph: 408-573-8878, FAX: 408-573-8877 www.nanoamp.com

Features

High performance synchronous operation Cycle times to 300MHz Access times as fast as 2.3nS Single device supports power supply or 2.5V Separate I/O power supply or 2.5V User selectable pipeline and flow-thru operating modes for BGA devices Individual byte write operation Three chip enables Simple depth expansion ZZ mode for low power sleep mode Mode pin for setting interleave or linear burst mode of operation JTAG Boundary Scan (BGA only) JEDEC standard packages: 100-pin TQFP, 165-ball FPBGA, 119-ball PBGA and 209ball PBGA (x72) storage and networking memory. This 36Mb family is ideal for networking and communication systems where high-density, high-performance memory elements are required.

These 36Mb high performance synchronous SRAMs form a family of device options for those demanding high performance. The memory devices contain 36Mb of memory cells organized 36 (N36N36) and 72 (N36N72). The devices operate in a synchronous manner with control signals, addresses and data inputs synchronized and captured at the rising edge of clock for ease of use. An asynchronous OE is available for disabling the outputs at any time. An asynchronous ZZ signal can be used to put the device into sleep mode with all data retained. User configurable operation in pipeline or flow-thru modes is allowed through control of the FT input for BGA devices. Either pipeline or flowthru devices are available in TQFP packages. The devices are fabricated using NanoAmp's advanced CMOS process and high-speed/ultra low-power circuit technology. These 36Mb devices are the type of SRAMs originally developed as L2 cache memories for high performance CPUs. They now can be used in applications ranging from processor caches, DSP

Options

Organization 72 N36S72 Operating Mode (for TQFP only) P1 (only for TQFP) SCD Pipeline P2 (only for TQFP) DCD Pipeline F1 (only for TQFP) Flow-Thru PF (for all BGA) Pipeline or Flow-Thru Package 100-pin TQFP Q 119-ball PBGA G 165-ball FPBGA F 209-ball PBGA X

This is an advance datasheet and subject to change without notice. NanoAmp Proprietary and Confidential

DQcP DQc VDDQ VSS DQc VSS VDDQ DQc NC VDD NC VSS DQd VDDQ VSS DQd VSS VDDQ DQd DQdP
DQbP DQb VDDQ VSS DQb VSS VDDQ DQb VSS NC VDD ZZ DQa VDDQ VSS DQa VSS VDDQ DQa DQaP

VDDQ NC DQb NC VDDQ NC DQb VDDQ NC DQb VDDQ DQb NC VDDQ NC DQb NC DQb NC VDD DQb NC DQb NC DQbP A TMS VSS BWb VSS NC VSS LBO A TDI 4 ADSP ADSC VDD CE1 OE ADV GW VDD CLK A1 A0 VDD A TCK VSS NC VSS BWa VSS FT A TDO DQaP NC DQa NC DQa VDD NC DQa NC DQa NC 7 VDDQ NC DQa VDDQ DQa NC VDDQ DQa NC VDDQ NC DQa NC ZZ VDDQ

VDDQ NC DQc VDDQ DQc VDDQ DQd VDDQ DQd NC VDDQ DQcP DQc VDD DQd DQdP A TMS VSS BWc VSS NC VSS BWd VSS LBO A TDI 4 ADSP ADSC VDD CE1 OE ADV GW VDD CLK A1 A0 VDD A TCK VSS BWb VSS NC VSS BWa VSS FT A TDO DQbP DQb VDD DQa DQaP NC 7 VDDQ NC DQb VDDQ DQb VDDQ DQa VDDQ DQa NC ZZ VDDQ


 

Related products with the same datasheet
N36S363WF1AQ
Some Part number from the same manufacture NanoAmp Solutions, Inc.
N36S363WF1AQ Synch, Flow-Thru, 36, 2.5, 3.3, 67 - 150, 6.0 - 11.0, 100-TQFP,
N36S363WP1A Synch, Pipeline, 36, 2.5, 3.3, 133 - 300, 2.3 - 4.0, 100-TQFP,
N36S363WP2A Synch, Pipeline/dual Cycle Deselect, 36, 2.5, 3.3, 133 - 300, 2.3 - 4.0, 100-TQFP,
N36S363WPFA Synch, Pipeline/Flow-Thru, 36, 2.5, 3.3, 133 - 300, 2.3 - 4.0, 119-PBGA, 165-FPBGA,
N64T1618C1A 64Mb, , 4Mb X 16, 1.65 - 1.95, 60/70, Page Mode, 48-BGA,
N64T1618CBA 64Mb, , 4Mb X 16, 1.65 - 1.95, 60/70, Burst Mode, 54-BGA,
N16L163WC2C 16Mb Ultra-Low Power Asynchronous CMOS SRAMThe N16L163WC2C is an integrated memorydevice containing a 8Mbit Static Random AccessMemory organized as 1,048,576 words by 16 bits.The device is designed
N08L083WC2C 8Mb Ultra-Low Power Asynchronous CMOS SRAMThe N08L083WC2C is an integrated memorydevice containing a 8 Mbit Static Random AccessMemory organized as 1,048,576 words by 8 bits.The device is designed
NS3121 160 Nm GSM/GPRS Quad-Band CMOS Transceiver System-on-a-Chip With DigRF Interface160 nm GSM/GPRS Quad-Band CMOS Transceiver System-on-a-Chip with DigRF Interface
ESOT12LCC-1 Low Capacitance TVS Array In SOT-23-6 PackageESD Protection > 25 kilovolts250 Watts Peak Pulse Power per Line (tp=8/20s)Protects Two (2) Bidirectional LinesBidirectional ConfigurationLow Leakage
N04L1630C2B 4Mb Ultra-low Power Asynchronous CMOS SRAM 256K 16 bit
N02L163WC2AB2 2Mb Ultra-low Power Asynchronous CMOS SRAM
N04Q16YYC2B 4Mb Ultra-low Power Asynchronous CMOS SRAM w/ Dual Vcc and VccQ for Ultimate Power Reduction 256k16 bit Power Saver Technology
N16D1633LPA 512K 16 Bits 2 Banks Low Power Synchronous DRAM
N02M0818L1AD 2Mb Ultra-low Power Asynchronous Medical CMOS SRAM 256kx8 bit
N16L163WC2CT1-55IL 16Mb Ultra-low Power Asynchronous CMOS SRAM 1024k 16 bit
N01L0818L1AD-85I 1Mb Ultra-low Power Asynchronous Medical CMOS SRAM 128kx8 bit
N01L1618N1AB-70I 1Mb Ultra-low Power Asynchronous CMOS SRAM
N02L083WC2AN2 2Mb Ultra-low Power Asynchronous CMOS SRAM 256K x 8 bit
N08L1618C2AB2 8Mb Ultra-low Power Asynchronous CMOS SRAM 512K 16bit
NT5DS32M8AT 256mb DDR Synchronous DRAM
Same catergory

AT49LV001 : 1-mb Single 2.7-volt Battery-voltage(tm) Flash Memory: 128kx8. Single Supply for Read and Write: to 3.6V (BV), to 3.6V (LV) Fast Read Access Time 70 ns Internal Program Control and Timer Sector Architecture One 16K Byte Boot Block with Programming Lockout Two 8K Byte Parameter Blocks Two Main Memory Blocks (32K, 64K Bytes) Fast Erase Cycle Time - 10 seconds Byte-by-byte Programming - 30 s/Byte Typical Hardware.

IS42S16400L : 4Mx16 (64-MBIT) Synchronous Dynamic RAM. Clock frequency: 133, 100 MHz Fully synchronous; all signals referenced to a positive clock edge Internal bank for hiding row access/precharge Single 3.3V power supply LVTTL interface Programmable burst length full page) Programmable burst sequence: Sequential/Interleave Self refresh modes 4096 refresh cycles every 64 ms Random column address every.

K6T4016C3B : = K6T4016C3B 256K X 16 Bit Low Power CMOS Static RAM ;; Organization = 256Kx16 ;; Vcc(V) = 4.5~5.5 ;; Speed-tAA(ns) = 55,70 ;; Operating Temperature = C,i ;; Operating Current(mA) = 130 ;; Standby Current(uA) = 50 ;; Package = 44TSOP2 ;; Production Status = Eol ;; Comments = K6X4016C3F Recommended.

KM29W32000AIT : 32M bit. = KM29W32000AT 4M X 8 Bit NAND Flash Memory ;; Organization = 4Mx8 ;; Operating Voltage(V) = 2.7~5.5 ;; Temperature = C,i ;; Speed(ns) = 50 ;; Package = 44TSOP2 ;; Production Status = Mass Production ;; Comments = -.

M485L2829MT0 : = M485L2829MT0 128M X 72 200pin DDR Sdram Sodimm Based on Stacked 128M X 8 ;; Density(MB) = 1024 ;; Organization = 128Mx72 ;; Bank/ Interface = 4B/SSTL2 ;; Refresh = 8K/64ms ;; Speed = A2,B0,A0 ;; #of Pin = 200 ;; Power = C,l ;; Component Composition = St.(128Mx8)x9 ;; Production Status = Mass Production ;; Comments = -.

M50LPW116 : Advanced Architecture. 16 Mbit (2MB X8, Boot BLOCK) 3V Supply Low Pin Count Flash Memory.

MX27L256 : . Completely TTL compatible Operating current: 3.6V, 5MHz Standby current: 10uA Package type: - 28 pin plastic DIP - 32 pin PLCC - 28 pin x 13.4mm TSOP(I) x 8 organization Wide Voltage range, DC +12.5V programming voltage Fast access time: 120/150/200/250 ns Totally static operation The a 256K-bit, One-Time Programmable Read Only Memory. It is organized.

TE28F008C3B110 : 3 Volt Advanced+ Boot Block 8-, 16-, 32-mbit Flash Memory Family. 3 VOLT ADVANCED+ BOOT BLOCK 16-, 32-MBIT FLASH MEMORY FAMILY Flexible SmartVoltage Technology V3.6 V Read/Program/Erase 1.65 V I/O Option Reduces Overall System Power 12 V for Fast Production Programming High Performance 90 ns Max Access Time 80 ns Max Access Time Optimized Architecture for Code Plus Data Storage Eight 8-Kbyte Blocks, Top or Bottom.

W72M64VK : 2Mx64 3.3V Simultaneous Operation Flash Multi-Chip Package Unlock Bypass Program command Reduces overall programming time when issuing multiple program command sequences  Ready/Busy# output (RY/BY#) Hardware method for detecting program or erase cycle completion  Hardware reset pin (RESET#) Hardware method of resetting the internal state machine.

A23L3616 : 8M X 16 / 16M X 8 BIT CMOS MASK ROM 8M x 16 bit or 16M x 8 bit organization 􀂄 Supply voltage range: 2.7V~3.6V 􀂄 Access time: 100ns (max.)/3.0V~3.6V 120ns (max.)/2.7V~3.6V 􀂄 Current: Operating: 40mA (typ.)/3.3V Standby: 10μA (typ.)/3.3V 􀂄 Three-state outputs for wired-OR expansion.

MR1A16A : 128K x 16-Bit 3.3-V Asynchronous Magnetoresistive RAM The MR1A16A is a 2,097,152-bit magnetoresistive random access memory (MRAM) device organized as 131,072 words of 16 bits. The MR1A16A is equipped with chip enable (E), write enable (W), and output enable (G) pins, allowing for significant system design flexibility without bus contention. Because.

SST26VF016 : Serial Quad I/O (SQI) Flash Memory The Serial Quad I/O (SQI) family of flash-memory devices a 4-bit, multiplexed I/O interface that allows for low-power, high-performance operation in a low pin-count package. System designs using SQI flash devices occupy less board space and ultimately lower system costs..

PYA28C010-12CWM : EEPROM 5V. s: Memory Category: PROM, EEPROM.

TH6S1610A0UA-15 : 2M X 8 MULTI DEVICE SRAM CARD, 150 ns, XMA68. s: Memory Category: SRAM Chip ; Density: 16777 kbits ; Number of Words: 2000 k ; Bits per Word: 8 bits ; Pins: 68 ; Supply Voltage: 5V ; Access Time: 150 ns ; Operating Temperature: 0 to 55 C (32 to 131 F).

 
0-C     D-L     M-R     S-Z